Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PCF8583PF5-112 Datasheet(PDF) 12 Page - NXP Semiconductors

Part No. PCF8583PF5-112
Description  Clock and calendar with 240 x 8-bit RAM
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8583PF5-112 Datasheet(HTML) 12 Page - NXP Semiconductors

Back Button PCF8583PF5-112 Datasheet HTML 8Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 9Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 10Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 11Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 12Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 13Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 14Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 15Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 37 page
background image
PCF8583
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 06 — 6 October 2010
12 of 37
NXP Semiconductors
PCF8583
Clock and calendar with 240 x 8-bit RAM
7.8 Event counter mode
Event counter mode is selected by bits 4 and 5 which are logic 10 in the control and status
register. The event counter mode is used to count pulses externally applied to the
oscillator input (OSCO left open-circuit).
The event counter stores up to 6 digits of data, which are stored as 6 hexadecimal values
located in the registers 1h, 2h, and 3h. Therefore, up to 1 million events may be recorded.
An event counter alarm occurs when the event counter registers match the value
programmed in the registers 9h, Ah, and Bh, and the event alarm is enabled (bits 4 and 5
which are logic 01 in the alarm control register). In this event, the alarm flag (bit 1 of the
control and status register) is set. The inverted value of this flag can be transferred to the
interrupt pin (pin 7) by setting the alarm interrupt enable in the alarm control register. In
(1) If the alarm enable bit of the control and status register is reset (logic 0), a 1 Hz signal is observed on the interrupt pin INT.
Fig 12. Alarm and timer interrupt logic diagram
INT
7
654
321
0
76
5
4
3
2
10
timer overflow
interrupt
alarm
interrupt
TIMER
ALARM
CLOCK/CALENDAR
MUX
timer
control
timer
alarm
overflow
alarm
control
clock
alarm
counter
control
mode
select
oscillator
CONTROL/STATUS
REGISTER (1)
ALARM CONTROL
REGISTER
013aaa377


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn