Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PCF8583PF5-112 Datasheet(PDF) 6 Page - NXP Semiconductors

Part No. PCF8583PF5-112
Description  Clock and calendar with 240 x 8-bit RAM
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8583PF5-112 Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button PCF8583PF5-112 Datasheet HTML 2Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 3Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 4Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 5Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 6Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 7Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 8Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 9Page - NXP Semiconductors PCF8583PF5-112 Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 37 page
background image
PCF8583
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 06 — 6 October 2010
6 of 37
NXP Semiconductors
PCF8583
Clock and calendar with 240 x 8-bit RAM
7.3 Control and status register
The control and status register is defined as the memory location 00h with free access for
reading and writing via the I2C-bus. All functions and options are controlled by the
contents of the control and status register (see Figure 5).
Fig 5.
Control and status register
timer flag:
alarm flag:
alarm enable bit:
mask flag:
function mode:
00
01
10
11
hold last count flag:
logic 0:
logic 1:
stop counting flag:
logic 0:
logic 1:
7
6
5
4
321
0
MSB
LSB
013aaa370
memory location 00h
reset state: 0000 0000
alarm disabled: flags toggle
alarm control register to disabled
(memory locations 08h to 0Fh
are free RAM space)
logic 1:
enable alarm control register
(memory location 08h is the
alarm control register)
logic 0:
read locations 05h to 06h
unmasked
logic 1:
read date and month count
directly
50 % duty factor
seconds flag if alarm enable bit
is logic 0
50 % duty factor
minutes flag if alarm enable bit
is logic 0
logic 0:
clock mode 32.768 kHz
clock mode 50 Hz
event-counter mode
test modes
store and hold last count in
capture latches
count
count pulses
stop counting, reset divider


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn