Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SN74LS165N Datasheet(PDF) 2 Page - Motorola, Inc

Part # SN74LS165N
Description  BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

SN74LS165N Datasheet(HTML) 2 Page - Motorola, Inc

  SN74LS165N Datasheet HTML 1Page - Motorola, Inc SN74LS165N Datasheet HTML 2Page - Motorola, Inc SN74LS165N Datasheet HTML 3Page - Motorola, Inc SN74LS165N Datasheet HTML 4Page - Motorola, Inc SN74LS165N Datasheet HTML 5Page - Motorola, Inc SN74LS165N Datasheet HTML 6Page - Motorola, Inc  
Zoom Inzoom in Zoom Outzoom out
 2 / 6 page
background image
*For the LS162A and
*LS163A only.
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
5-279
FAST AND LS TTL DATA
SN54/74LS160A
• SN54/74LS161A
SN54/74LS162A
• SN54/74LS163A
STATE DIAGRAM
LS160A
• LS162A
LS161A
• LS163A
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
NOTE:
The LS160A and LS162A can be preset to any state,
but will not count beyond 9. If preset to state 10, 11,
12, 13, 14, or 15, it will return to its normal sequence
within two clock pulses.
LOGIC EQUATIONS
Count Enable = CEP
• CET • PE
TC for LS160A & LS162A = CET
• Q0 • Q1 • Q2 • Q3
TC for LS161A & LS163A = CET
• Q0 • Q1 • Q2 • Q3
Preset = PE
• CP + (rising clock edge)
Reset = MR (LS160A & LS161A)
Reset = SR
• CP + (rising clock edge)
Reset = (LS162A & LS163A)
FUNCTIONAL DESCRIPTION
The LS160A / 161A / 162A / 163A are 4-bit synchronous
counters with a synchronous Parallel Enable (Load) feature.
The counters consist of four edge-triggered D flip-flops with
the appropriate data routing networks feeding the D inputs. All
changes of the Q outputs (except due to the asynchronous
Master Reset in the LS160A and LS161A) occur as a result of,
and synchronous with, the LOW to HIGH transition of the
Clock input (CP). As long as the set-up time requirements are
met, there are no special timing or activity constraints on any
of the mode control or data inputs.
Three control inputs — Parallel Enable (PE), Count Enable
Parallel (CEP) and Count Enable Trickle (CET) — select the
mode of operation as shown in the tables below. The Count
Mode is enabled when the CEP, CET, and PE inputs are HIGH.
When the PE is LOW, the counters will synchronously load the
data from the parallel inputs into the flip-flops on the LOW to
HIGH transition of the clock. Either the CEP or CET can be
used to inhibit the count sequence. With the PE held HIGH, a
LOW on either the CEP or CET inputs at least one set-up time
prior to the LOW to HIGH clock transition will cause the
existing output states to be retained. The AND feature of the
two Count Enable inputs (CET
•CEP) allows synchronous
cascading without external gating and without delay accu-
mulation over any practical number of bits or digits.
The Terminal Count (TC) output is HIGH when the Count
Enable Trickle (CET) input is HIGH while the counter is in its
maximum count state (HLLH for the BCD counters, HHHH for
the Binary counters). Note that TC is fully decoded and will,
therefore, be HIGH only for one count state.
The LS160A and LS162A count modulo 10 following a
binary coded decimal (BCD) sequence. They generate a TC
output when the CET input is HIGH while the counter is in state
9 (HLLH). From this state they increment to state 0 (LLLL). If
loaded with a code in excess of 9 they return to their legitimate
sequence within two counts, as explained in the state
diagram. States 10 through 15 do
not generate a TC output.
The LS161A and LS163A count modulo 16 following a
binary sequence. They generate a TC when the CET input is
HIGH while the counter is in state 15 (HHHH). From this state
they increment to state 0 (LLLL).
The Master Reset (MR) of the LS160A and LS161A is
asynchronous. When the MR is LOW, it overrides all other
input conditions and sets the outputs LOW. The MR pin should
never be left open. If not used, the MR pin should be tied
through a resistor to VCC, or to a gate output which is
permanently set to a HIGH logic level.
The active LOW Synchronous Reset (SR) input of the
LS162A and LS163A acts as an edge-triggered control input,
overriding CET, CEP and PE, and resetting the four counter
flip-flops on the LOW to HIGH transition of the clock. This
simplifies the design from race-free logic controlled reset
circuits, e.g., to reset the counter synchronously after
reaching a predetermined value.
MODE SELECT TABLE
*SR
PE
CET
CEP
Action on the Rising Clock Edge (
)
L
X
X
X
RESET (Clear)
H
L
X
X
LOAD (Pn
Qn)
H
H
H
H
COUNT (Increment)
H
H
L
X
NO CHANGE (Hold)
H
H
X
L
NO CHANGE (Hold)


Similar Part No. - SN74LS165N

ManufacturerPart #DatasheetDescription
logo
Motorola, Inc
SN74LS165N MOTOROLA-SN74LS165N Datasheet
207Kb / 6P
   8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER
logo
ON Semiconductor
SN74LS165N ONSEMI-SN74LS165N Datasheet
131Kb / 8P
   LOW POWER SCHOTTKY
December, 1999 ??Rev. 6
More results

Similar Description - SN74LS165N

ManufacturerPart #DatasheetDescription
logo
Motorola, Inc
SN74LS160A MOTOROLA-SN74LS160A Datasheet
83Kb / 6P
   BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS
logo
ON Semiconductor
SN54-74LS160A ONSEMI-SN54-74LS160A Datasheet
79Kb / 6P
   BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS
SN74LS161A ONSEMI-SN74LS161A Datasheet
205Kb / 8P
   BCD Decade Counters 4?묪it Binary Counters
July, 2006 ??Rev. 2
logo
Motorola, Inc
SN54LS190 MOTOROLA-SN54LS190 Datasheet
310Kb / 10P
   PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS
logo
Texas Instruments
SN54290 TI1-SN54290_09 Datasheet
527Kb / 10P
[Old version datasheet]   DECADE AND 4-BIT BINARY COUNTERS
SN54290 TI-SN54290 Datasheet
297Kb / 8P
[Old version datasheet]   DECADE AND 4-BIT BINARY COUNTERS
SN54390 TI-SN54390 Datasheet
893Kb / 21P
[Old version datasheet]   DUAL 4-BIT DECADE AND BINARY COUNTERS
SN54ALS161B TI-SN54ALS161B_08 Datasheet
922Kb / 27P
[Old version datasheet]   SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
SN54HC160 TI1-SN54HC160_12 Datasheet
626Kb / 17P
[Old version datasheet]   SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
SN54390 TI1-SN54390_15 Datasheet
1Mb / 28P
[Old version datasheet]   DUAL 4-BIT DECADE AND BINARY COUNTERS
More results


Html Pages

1 2 3 4 5 6


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com