Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SN54LS190 Datasheet(PDF) 6 Page - Motorola, Inc

Part No. SN54LS190
Description  PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

SN54LS190 Datasheet(HTML) 6 Page - Motorola, Inc

Back Button SN54LS190 Datasheet HTML 2Page - Motorola, Inc SN54LS190 Datasheet HTML 3Page - Motorola, Inc SN54LS190 Datasheet HTML 4Page - Motorola, Inc SN54LS190 Datasheet HTML 5Page - Motorola, Inc SN54LS190 Datasheet HTML 6Page - Motorola, Inc SN54LS190 Datasheet HTML 7Page - Motorola, Inc SN54LS190 Datasheet HTML 8Page - Motorola, Inc SN54LS190 Datasheet HTML 9Page - Motorola, Inc SN54LS190 Datasheet HTML 10Page - Motorola, Inc  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
5-346
FAST AND LS TTL DATA
SN54/74LS190
• SN54/74LS191
AC CHARACTERISTICS (TA = 25°C)
Symbol
Parameter
Limits
Unit
Test Conditions
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
fMAX
Maximum Clock Frequency
20
25
MHz
VCC = 5.0 V
CL = 15 pF
tPLH
tPHL
Propagation Delay,
PL to Output Q
22
33
33
50
ns
VCC = 5.0 V
CL = 15 pF
tPLH
tPHL
Data to Output Q
20
27
32
40
ns
VCC = 5.0 V
CL = 15 pF
tPLH
tPHL
Clock to RC
13
16
20
24
ns
VCC = 5.0 V
CL = 15 pF
tPLH
tPHL
Clock to Output Q
16
24
24
36
ns
VCC = 5.0 V
CL = 15 pF
tPLH
tPHL
Clock to TC
28
37
42
52
ns
CL = 15 pF
tPLH
tPHL
U / D to RC
30
30
45
45
ns
tPLH
tPHL
U / D to TC
21
22
33
33
ns
tPLH
tPHL
CE to RC
21
22
33
33
ns
AC SETUP REQUIREMENTS (TA = 25°C)
Symbol
Parameter
Limits
Unit
Test Conditions
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
tW
CP Pulse Width
25
ns
VCC = 5.0 V
tW
PL Pulse Width
35
ns
VCC = 5.0 V
ts
Data Setup Time
20
ns
VCC = 5.0 V
th
Data Hold Time
5.0
ns
CC = 5.0 V
trec
Recovery Time
40
ns
DEFINITIONS OF TERMS
SETUP TIME (ts) is defined as the minimum time required for
the correct logic level to be present at the logic input prior to the
clock transition from LOW-to-HIGH in order to be recognized
and transferred to the outputs.
HOLD TIME (th) is defined as the minimum time following the
clock transition from LOW-to-HIGH that the logic level must be
maintained at the input in order to ensure continued recogni-
tion. A negative HOLD TIME indicates that the correct logic
level may be released prior to the clock transition from LOW-
to-HIGH and still be recognized.
RECOVERY TIME (trec) is defined as the minimum time
required between the end of the reset pulse and the clock
transition from LOW-to-HIGH in order to recognize and
transfer HIGH data to the Q outputs.


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn