Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

BS62LV1024 Datasheet(PDF) 5 Page - Brilliance Semiconductor

Part No. BS62LV1024
Description  Very Low Power/Voltage CMOS SRAM 128K X 8 bit
Download  11 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  BSI [Brilliance Semiconductor]
Homepage  
Logo 

BS62LV1024 Datasheet(HTML) 5 Page - Brilliance Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 5 / 11 page
background image
Revision 2.2
April 2001
5
R0201-BS62LV1024
READ CYCLE3 (1,4)
READ CYCLE2 (1,3,4)
NOTES:
1. WE is high in read Cycle.
2. Device is continuously selected when CE1 = VIL and CE2= VIH.
3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
4. OE = VIL
.
5. Transition is measured
500mV from steady state with CL = 5pF as shown in Figure 1B.
The parameter is guaranteed but not 100% tested.
±
BSI
SWITCHING WAVEFORMS (READ CYCLE)
READ CYCLE1 (1,2,4)
t RC
t OH
t AA
D
OUT
ADDRESS
t OH
t CLZ
(5)
D
OUT
CE2
CE1
(5)
t ACS2
t ACS1
t OH
t RC
t OE
t CLZ2
t CHZ2
(2,5)
D
OUT
CE2
CE1
OE
ADDRESS
(5)
t CLZ1
(5)
t ACS1
t ACS2
t CHZ1
(1,5)
t OHZ (5)
t OLZ
t AA
BS62LV1024
t CHZ1, t CHZ2


Html Pages

1  2  3  4  5  6  7  8  9  10  11 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn