Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

UC2843D8 Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part No. UC2843D8
Description  CURRENT MODE PWM CONTROLLER
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

UC2843D8 Datasheet(HTML) 7 Page - Texas Instruments

Back Button UC2843D8 Datasheet HTML 3Page - Texas Instruments UC2843D8 Datasheet HTML 4Page - Texas Instruments UC2843D8 Datasheet HTML 5Page - Texas Instruments UC2843D8 Datasheet HTML 6Page - Texas Instruments UC2843D8 Datasheet HTML 7Page - Texas Instruments UC2843D8 Datasheet HTML 8Page - Texas Instruments UC2843D8 Datasheet HTML 9Page - Texas Instruments UC2843D8 Datasheet HTML 10Page - Texas Instruments UC2843D8 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
www.ti.com
OPEN-LOOP LABORATORY FIXTURE
4.7 kW
1 kW
ERROR AMP
ADJUST
4.7 kW
5 kW
ISENSE
ADJUST
2N2222
100 kW
R1
1
2
3
4
8
7
6
5
COMP
UC1842
VFB
ISENSE
RT / CT
CT
0.1 mF
0.1 mF
A
1 kW 1 W
VREF
VCC
OUTPUT
GROUND
VREF
VCC
OUTPUT
GROUND
SHUTDOWN TECHNIQUES
8
3
1 kW
330 W
SHUTDOWN
500 W
To Current
SENSE RESISTOR
VREF
ISENSE
1
SHUTDOWN
COMP
UC1842/3/4/5
UC2842/3/4/5
UC3842/3/4/5
SLUS223C – APRIL 1997 – REVISED JUNE 2007
High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypas
capacitors should be conected close to pin 5 in a single point ground. The transistor and 5k potentiometer are
used to sample the oscillator waveform and apply an adjustable ramp to pin 3.
Shutdown of the UC1842 can be accomplished by two methods; either raise pin 3 above 1 V or pull pin 1 below
a voltage two diode drops above ground. Either method causses the output of the PWM comparator to be high
(refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock
cycle after the shutdown condition at pin 1 and/or 3 is removed. In one example, an externally latched shutdown
may be accomplished by adding an SCR which will be reset by cycling VCC below the lower UVLO threshold. At
this pint the reference turns off, allowing the SCR to reset.
7
Submit Documentation Feedback


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn