Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DP83630SQ Datasheet(PDF) 7 Page - Texas Instruments

Part # DP83630SQ
Description  DP83630 Precision PHYTER??- IEEE 1588 Precision Time Protocol Transceiver
Download  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DP83630SQ Datasheet(HTML) 7 Page - Texas Instruments

Back Button DP83630SQ Datasheet HTML 3Page - Texas Instruments DP83630SQ Datasheet HTML 4Page - Texas Instruments DP83630SQ Datasheet HTML 5Page - Texas Instruments DP83630SQ Datasheet HTML 6Page - Texas Instruments DP83630SQ Datasheet HTML 7Page - Texas Instruments DP83630SQ Datasheet HTML 8Page - Texas Instruments DP83630SQ Datasheet HTML 9Page - Texas Instruments DP83630SQ Datasheet HTML 10Page - Texas Instruments DP83630SQ Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 135 page
background image
DP83630
www.ti.com
SNLS335B – OCTOBER 2010 – REVISED APRIL 2013
2.3.1
IEEE 1588 SYNCHRONIZED CLOCK
The DP83630 provides several mechanisms for updating the IEEE 1588 clock based on the
synchronization protocol required. These methods are listed below.
Directly Read/Writable
Adjustable by Add/Subtract
Frequency Scalable
Temporary Frequency Control
The clock consists of the following fields: Seconds (32–bit field), Nanoseconds (30–bit field), and
Fractional Nanoseconds (units of 2-32 ns).
A direct set of the time value can be done by setting a new time value. A step adjustment value in
nanoseconds may be added to the current value. Note that the adjustment value can be positive or
negative.
The clock can be programmed to operate at an adjusted frequency value by programming a rate
adjustment value. The clock can also be programmed to perform a temporary adjusted frequency value by
including a rate adjustment duration. The rate adjustment allows for correction on the order of 2-32 ns per
reference clock cycle. The frequency adjustment will allow the clock to correct the offset over time,
avoiding any potential side-effects caused by a step adjustment in the time value.
The method used to update the clock value may depend on the difference in the values. For example, at
the initial synchronization attempt, the clocks may be very far apart, and therefore require a step
adjustment or a direct time set. Later, when clocks are very close in value, the temporary rate adjustment
method may be the best option.
The clock does not support negative time values. If negative time is required in the system, software will
have to make conversions from the PHY clock time to actual time.
The clock also does not support the upper 16-bits of the seconds field as defined by the specification
(Version 2 specifies a 48-bit seconds field). If this value is required to be greater than 0, it will have to be
handled by software. Since a rollover of the seconds field only occurs every 136 years, it should not be a
significant burden to software.
2.3.1.1
IEEE 1588 Clock Output
The DP83630 provides for a synchronized clock signal for use by external devices. The output clock
signal can be any frequency generated from 250 MHz divided by n, where n is an integer in the range of 2
to 255. This provides nominal frequencies from 125 MHz down to 980.4 kHz. The clock output signal is
controlled by the PTP_COC register. The output clock signal is generated using the rate information in the
PTP_RATE registers and is therefore frequency accurate to the 1588 clock time of the device. In addition,
if clock time adjustments are made using the Temporary Rate capabilities, then all time adjustments will
be tracked by the output clock signal as well. Note that any step adjustment in the 1588 clock time will not
be accurately represented on the 1588 clock output signal.
2.3.1.2
IEEE 1588 Clock Input
The IEEE 1588 PTP logic operates on a nominal 125 MHz reference clock generated by an internal Phase
Generation Module (PGM). However, options are available to use a divided-down version of the PGM
clock to reduce power consumption at the expense of precision, or to use an external reference clock of
up to 125 MHz in the event the 1588 clock is tracked externally.
Copyright © 2010–2013, Texas Instruments Incorporated
Device Information
7
Submit Documentation Feedback
Product Folder Links: DP83630


Similar Part No. - DP83630SQ

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DP83630 TI1-DP83630 Datasheet
1Mb / 128P
[Old version datasheet]   DP83630 Precision PHYTER - IEEE짰 1588 Precision Time Protocol Transceiver
More results

Similar Description - DP83630SQ

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DP83630 TI1-DP83630 Datasheet
1Mb / 128P
[Old version datasheet]   DP83630 Precision PHYTER - IEEE짰 1588 Precision Time Protocol Transceiver
logo
National Semiconductor ...
DP83640 NSC-DP83640 Datasheet
2Mb / 114P
   Precision PHYTER - IEEE 1588 Precision Time Protocol Transceiver
logo
Texas Instruments
DP83640TVV TI1-DP83640TVV Datasheet
1Mb / 136P
[Old version datasheet]   DP83640 Precision PHYTER - IEEE 1588 Precision Time Protocol Transceiver
DP83640TVVX TI1-DP83640TVVX Datasheet
1Mb / 137P
[Old version datasheet]   DP83640 Precision PHYTER - IEEE 1588 Precision Time Protocol Transceiver
DP83640 TI1-DP83640_14 Datasheet
1Mb / 129P
[Old version datasheet]   Precision PHYTER - IEEE짰 1588 Precision Time Protocol Transceiver
logo
National Semiconductor ...
DP83640 NSC-DP83640_08 Datasheet
2Mb / 124P
   Precision PHYTER - IEEE짰 1588 Precision Time Protocol Transceiver
logo
Micrel Semiconductor
KSZ8463ML MICREL-KSZ8463ML Datasheet
3Mb / 259P
   IEEE 1588 Precision Time Protocol-Enabled, Three-Port, 10/100-Managed Switch with MII or RMII
KSZ8463RL MICREL-KSZ8463RL Datasheet
3Mb / 259P
   IEEE 1588 Precision Time Protocol- Enabled, Three-Port, 10/100-Managed Switch with MII or RMII
KSZ8462HL MICREL-KSZ8462HL Datasheet
3Mb / 279P
   IEEE 1588 Precision Time Protocol-Enabled Two-Port 10/100Mb/s Ethernet Switch with 8 or 16 Bit Host Interface
logo
Renesas Technology Corp
8A34012 RENESAS-8A34012 Datasheet
2Mb / 104P
   Port Synchronizer for IEEE 1588 Frequency and Time/Phase
November 30, 2021
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com