Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

OR2C26A-2T432 Datasheet(PDF) 60 Page - List of Unclassifed Manufacturers

Part # OR2C26A-2T432
Description  Field-Programmable Gate Arrays
Download  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

OR2C26A-2T432 Datasheet(HTML) 60 Page - List of Unclassifed Manufacturers

Back Button OR2C26A-2T432 Datasheet HTML 56Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 57Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 58Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 59Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 60Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 61Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 62Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 63Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 64Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 192 page
background image
60
Lucent Technologies Inc.
Data Sheet
ORCA Series 2 FPGAs
June 1999
ORCA Timing Characteristics
To define speed grades, the
ORCA Series part number
designation (see Table 54) uses a single-digit number
to designate a speed grade. This number is not related
to any single ac parameter. Higher numbers indicate a
faster set of timing parameters. The actual speed sort-
ing is based on testing the delay in a path consisting of
an input buffer, combinatorial delay through all PLCs in
a row, and an output buffer. Other tests are then done
to verify other delay parameters, such as routing
delays, setup times to FFs, etc.
The most accurate timing characteristics are reported
by the timing analyzer in the
ORCA Foundry Develop-
ment System. A timing report provided by the develop-
ment system after layout divides path delays into logic
and routing delays. The timing analyzer can also pro-
vide logic delays prior to layout. While this allows rout-
ing budget estimates, there is wide variance in routing
delays associated with different layouts.
The logic timing parameters noted in the Electrical
Characteristics section of this data sheet are the same
as those in the design tools. In the PFU timing given in
Tables 31—79, symbol names are generally a concate-
nation of the PFU operating mode (as defined in
Table 3) and the parameter type. The wildcard charac-
ter (*) is used in symbol names to indicate that the
parameter applies to any sub-LUT. The setup, hold,
and propagation delay parameters, defined below, are
designated in the symbol name by the SET, HLD, and
DEL characters, respectively.
The values given for the parameters are the same as
those used during production testing and speed bin-
ning of the devices. The junction temperature and sup-
ply voltage used to characterize the devices are listed
in the delay tables. Actual delays at nominal tempera-
ture and voltage for best-case processes can be much
better than the values given.
It should be noted that the junction temperature used in
the tables is generally 85 °C. The junction temperature
for the FPGA depends on the power dissipated by the
device, the package thermal characteristics (
ΘJA), and
the ambient temperature, as calculated in the following
equation and as discussed further in the Package
Thermal Characteristics section:
TJmax = TAmax + (P •
ΘJA) °C
Note: The user must determine this junction tempera-
ture to see if the delays from
ORCA Foundry
should be derated based on the following derat-
ing tables.
Table 14A and 14B and provide approximate power
supply and junction temperature derating for OR2CxxA
commercial and industrial devices. Table 15A and 15B
provides the same information for the OR2TxxA and
OR2TxxB devices (both commercial and industrial).
The delay values in this data sheet and reported by
ORCA Foundry are shown as 1.00 in the tables. The
method for determining the maximum junction temper-
ature is defined in the Thermal Characteristics section.
Taken cumulatively, the range of parameter values for
best-case vs. worst-case processing, supply voltage,
and junction temperature can approach 3 to 1.
Table 14A. Derating for Commercial Devices
(OR2CxxA)
Table 14B. Derating for Industrial Devices
(OR2CxxA)
Table 15A. Derating for Commercial/Industrial
Devices (OR2TxxA)
TJ
(°C)
Power Supply Voltage
4.75 V
5.0 V
5.25 V
0
0.81
0.79
0.77
25
0.85
0.83
0.81
85
1.00
0.97
0.95
100
1.05
1.02
1.00
125
1.12
1.09
1.07
TJ
(°C)
Power Supply Voltage
4.5 V
4.75 V
5.0 V
5.25 V
5.5 V
–40
0.71
0.70
0.68
0.66
0.65
0
0.80
0.78
0.76
0.74
0.73
25
0.84
0.82
0.80
0.78
0.77
85
1.00
0.97
0.94
0.93
0.91
100
1.05
1.01
0.99
0.97
0.95
125
1.12
1.09
1.06
1.04
1.02
TJ
(°C)
Power Supply Voltage
3.0 V
3.3 V
3.6 V
–40
0.73
0.66
0.61
0
0.82
0.73
0.68
25
0.87
0.78
0.72
85
1.00
0.90
0.83
100
1.04
0.94
0.87
125
1.10
1.00
0.92


Similar Part No. - OR2C26A-2T432

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
OR2C26A LATTICE-OR2C26A Datasheet
3Mb / 192P
   Field-Programmable Gate Arrays
More results

Similar Description - OR2C26A-2T432

ManufacturerPart #DatasheetDescription
logo
Xilinx, Inc
DS022-1 XILINX-DS022-1 Datasheet
89Kb / 5P
   Field Programmable Gate Arrays
DS022 XILINX-DS022 Datasheet
1Mb / 233P
   Field Programmable Gate Arrays
logo
Agere Systems
OR4E2 AGERE-OR4E2 Datasheet
3Mb / 124P
   Field-Programmable Gate Arrays
logo
Lattice Semiconductor
OR2C04A LATTICE-OR2C04A Datasheet
3Mb / 192P
   Field-Programmable Gate Arrays
logo
List of Unclassifed Man...
ATT3000 ETC1-ATT3000 Datasheet
498Kb / 80P
   Field-Programmable Gate Arrays
logo
Texas Instruments
TPC10 TI-TPC10 Datasheet
3Mb / 69P
[Old version datasheet]   CMOS FIELD-PROGRAMMABLE GATE ARRAYS
logo
ATMEL Corporation
AT6000 ATMEL-AT6000 Datasheet
591Kb / 28P
   Coprocessor Field Programmable Gate Arrays
logo
Xilinx, Inc
XC4000 XILINX-XC4000 Datasheet
221Kb / 22P
   Third Generation Field-Programmable Gate Arrays
XC4036XLA XILINX-XC4036XLA Datasheet
141Kb / 14P
   XC4000XLA/XV Field Programmable Gate Arrays
logo
Agere Systems
OR3C80-4PS240 AGERE-OR3C80-4PS240 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com