Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

OR2C26A-2T432 Datasheet(PDF) 40 Page - List of Unclassifed Manufacturers

Part # OR2C26A-2T432
Description  Field-Programmable Gate Arrays
Download  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

OR2C26A-2T432 Datasheet(HTML) 40 Page - List of Unclassifed Manufacturers

Back Button OR2C26A-2T432 Datasheet HTML 36Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 37Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 38Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 39Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 40Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 41Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 42Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 43Page - List of Unclassifed Manufacturers OR2C26A-2T432 Datasheet HTML 44Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 192 page
background image
40
Lucent Technologies Inc.
Data Sheet
ORCA Series 2 FPGAs
June 1999
FPGA States of Operation
Prior to becoming operational, the FPGA goes through a
sequence of states, including initialization, configuration,
and start-up. Figure 36 outlines these three FPGA
states.
5-4529(F).r6
Figure 36. FPGA States of Operation
Initialization
Upon powerup, the device goes through an initialization
process. First, an internal power-on-reset circuit is trig-
gered when power is applied. When VDD reaches the
voltage at which portions of the FPGA begin to operate
(2.5 V to 3 V for the OR2CxxA, 2.2 V to 2.7 V for the
OR2TxxA/OR2TxxB), the I/Os are configured based on
the configuration mode, as determined by the mode
select inputs M[2:0]. A time-out delay is initiated when
VDD reaches between 3.0 V and 4.0 V (OR2CxxA) or
2.7 V to 3.0 V (OR2TxxA/2TxxB) to allow the power
supply voltage to stabilize. The INIT and DONE outputs
are low. At powerup, if VDD does not rise from 2.0 V to
VDD in less than 25 ms, the user should delay configu-
ration by inputting a low into INIT, PRGM, or RESET
until VDD is greater than the recommended minimum
operating voltage (4.75 V for OR2CxxA commercial
devices and 3.0 V for OR2TxxA/B devices).
At the end of initialization, the default configuration
option is that the configuration RAM is written to a low
state. This prevents shorts prior to configuration. As a
configuration option, after the first configuration (i.e., at
reconfiguration), the user can reconfigure without
clearing the internal configuration RAM first.
The active-low, open-drain initialization signal INIT is
released and must be pulled high by an external resis-
tor when initialization is complete. To synchronize the
configuration of multiple FPGAs, one or more INIT pins
should be wire-ANDed. If INIT is held low by one or
more FPGAs or an external device, the FPGA remains
in the initialization state. INIT can be used to signal that
the FPGAs are not yet initialized. After INIT goes high
for two internal clock cycles, the mode lines (M[3:0])
are sampled and the FPGA enters the configuration
state.
The high during configuration (HDC), low during config-
uration (LDC), and DONE signals are active outputs in
the FPGA’s initialization and configuration states. HDC,
LDC, and DONE can be used to provide control of
external logic signals such as reset, bus enable, or
PROM enable during configuration. For parallel master
configuration modes, these signals provide PROM
enable control and allow the data pins to be shared
with user logic signals.
If configuration has begun, an assertion of RESET or
PRGM initiates an abort, returning the FPGA to the ini-
tialization state. The PRGM and RESET pins must be
pulled back high before the FPGA will enter the config-
uration state. During the start-up and operating states,
only the assertion of PRGM causes a reconfiguration.
In the master configuration modes, the FPGA is the
source of configuration clock (CCLK). In this mode, the
initialization state is extended to ensure that, in daisy-
chain operation, all daisy-chained slave devices are
ready. Independent of differences in clock rates, master
mode devices remain in the initialization state an addi-
tional six internal clock cycles after INIT goes high.
When configuration is initiated, a counter in the FPGA
is set to 0 and begins to count configuration clock
cycles applied to the FPGA. As each configuration data
frame is supplied to the FPGA, it is internally assem-
bled into data words. Each data word is loaded into the
internal configuration memory. The configuration load-
ing process is complete when the internal length count
equals the loaded length count in the length count field,
and the required end of configuration frame is written.
– ACTIVE I/O
– RELEASE INTERNAL RESET
– DONE GOES HIGH
START-UP
INITIALIZATION
CONFIGURATION
RESET
OR
PRGM
LOW
PRGM
LOW
– CLEAR CONFIGURATION MEMORY
– INIT LOW, HDC HIGH, LDC LOW
OPERATION
POWERUP
– POWER-ON TIME DELAY
– M[3:0] MODE IS SELECTED
– CONFIGURATION DATA FRAME WRITTEN
– INIT HIGH, HDC HIGH, LDC LOW
– DOUT ACTIVE
YES
NO
NO
RESET,
INIT,
OR
PRGM
LOW
BIT
ERROR
YES


Similar Part No. - OR2C26A-2T432

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
OR2C26A LATTICE-OR2C26A Datasheet
3Mb / 192P
   Field-Programmable Gate Arrays
More results

Similar Description - OR2C26A-2T432

ManufacturerPart #DatasheetDescription
logo
Xilinx, Inc
DS022-1 XILINX-DS022-1 Datasheet
89Kb / 5P
   Field Programmable Gate Arrays
DS022 XILINX-DS022 Datasheet
1Mb / 233P
   Field Programmable Gate Arrays
logo
Agere Systems
OR4E2 AGERE-OR4E2 Datasheet
3Mb / 124P
   Field-Programmable Gate Arrays
logo
Lattice Semiconductor
OR2C04A LATTICE-OR2C04A Datasheet
3Mb / 192P
   Field-Programmable Gate Arrays
logo
List of Unclassifed Man...
ATT3000 ETC1-ATT3000 Datasheet
498Kb / 80P
   Field-Programmable Gate Arrays
logo
Texas Instruments
TPC10 TI-TPC10 Datasheet
3Mb / 69P
[Old version datasheet]   CMOS FIELD-PROGRAMMABLE GATE ARRAYS
logo
ATMEL Corporation
AT6000 ATMEL-AT6000 Datasheet
591Kb / 28P
   Coprocessor Field Programmable Gate Arrays
logo
Xilinx, Inc
XC4000 XILINX-XC4000 Datasheet
221Kb / 22P
   Third Generation Field-Programmable Gate Arrays
XC4036XLA XILINX-XC4036XLA Datasheet
141Kb / 14P
   XC4000XLA/XV Field Programmable Gate Arrays
logo
Agere Systems
OR3C80-4PS240 AGERE-OR3C80-4PS240 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com