Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LP2996LQX Datasheet(PDF) 7 Page - Texas Instruments

Part # LP2996LQX
Description  LP2996-N DDR Termination Regulator
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

LP2996LQX Datasheet(HTML) 7 Page - Texas Instruments

Back Button LP2996LQX Datasheet HTML 3Page - Texas Instruments LP2996LQX Datasheet HTML 4Page - Texas Instruments LP2996LQX Datasheet HTML 5Page - Texas Instruments LP2996LQX Datasheet HTML 6Page - Texas Instruments LP2996LQX Datasheet HTML 7Page - Texas Instruments LP2996LQX Datasheet HTML 8Page - Texas Instruments LP2996LQX Datasheet HTML 9Page - Texas Instruments LP2996LQX Datasheet HTML 10Page - Texas Instruments LP2996LQX Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 26 page
background image
VTT
VREF
VDD
RS
RT
CHIPSET
MEMORY
LP2996-N
www.ti.com
SNOSA40J – NOVEMBER 2002 – REVISED MARCH 2013
Description
The LP2996-N is a linear bus termination regulator designed to meet the JEDEC requirements of SSTL-2. The
output, VTT is capable of sinking and sourcing current while regulating the output voltage equal to VDDQ / 2. The
output stage has been designed to maintain excellent load regulation while preventing shoot through. The
LP2996-N also incorporates two distinct power rails that separates the analog circuitry from the power output
stage. This allows a split rail approach to be utilized to decrease internal power dissipation. It also permits the
LP2996-N to provide a termination solution for the next generation of DDR-SDRAM memory (DDRII). For new
designs, the LP2997 or LP2998 is recommended for DDR-II applications. The LP2996-N can also be used to
provide a termination voltage for other logic schemes such as SSTL-3 or HSTL.
Series Stub Termination Logic (SSTL) was created to improve signal integrity of the data transmission across the
memory bus. This termination scheme is essential to prevent data error from signal reflections while transmitting
at high frequencies encountered with DDR-SDRAM. The most common form of termination is Class II single
parallel termination. This involves one RS series resistor from the chipset to the memory and one RT termination
resistor. Typical values for RS and RT are 25 Ohms, although these can be changed to scale the current
requirements from the LP2996-N. This implementation can be seen below in Figure 20.
Figure 20. SSTL-Termination Scheme
PIN DESCRIPTIONS
AVIN AND PVIN
AVIN and PVIN are the input supply pins for the LP2996-N. AVIN is used to supply all the internal control
circuitry. PVIN, however, is used exclusively to provide the rail voltage for the output stage used to create VTT.
These pins have the capability to work off separate supplies depending on the application. Higher voltages on
PVIN will increase the maximum continuous output current because of output RDSON limitations at voltages
close to VTT. The disadvantage of high values of PVIN is that the internal power loss will also increase, thermally
limiting the design. For SSTL-2 applications, a good compromise would be to connect the AVIN and PVIN
directly together at 2.5V. This eliminates the need for bypassing the two supply pins separately. The only
limitation on input voltage selection is that PVIN must be equal to or lower than AVIN. It is recommended to
connect PVIN to voltage rails equal to or less than 3.3V to prevent the thermal limit from tripping because of
excessive internal power dissipation. If the junction temperature exceeds the thermal shutdown than the part will
enter a shutdown state identical to the manual shutdown where VTT is tri-stated and VREF remains active.
VDDQ
VDDQ is the input used to create the internal reference voltage for regulating VTT. The reference voltage is
generated from a resistor divider of two internal 50k
Ω resistors. This ensures that VTT will track VDDQ / 2
precisely. The optimal implementation of VDDQ is as a remote sense. This can be achieved by connecting
VDDQ directly to the 2.5V rail at the DIMM instead of AVIN and PVIN. This ensures that the reference voltage
tracks the DDR memory rails precisely without a large voltage drop from the power lines. For SSTL-2
applications VDDQ will be a 2.5V signal, which will create a 1.25V termination voltage at VTT (See Electrical
Characteristics Table for exact values of VTT over temperature).
Copyright © 2002–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LP2996-N


Similar Part No. - LP2996LQX

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
LP2996LQX NSC-LP2996LQX Datasheet
450Kb / 18P
   DDR Termination Regulator
logo
Texas Instruments
LP2996LQX TI1-LP2996LQX Datasheet
330Kb / 21P
[Old version datasheet]   DDR Termination Regulator
LP2996LQX TI-LP2996LQX Datasheet
1Mb / 26P
[Old version datasheet]   LP2996-N DDR Termination Regulator
LP2996LQX/NOPB TI1-LP2996LQX/NOPB Datasheet
1Mb / 28P
[Old version datasheet]   DDR Termination Regulator
More results

Similar Description - LP2996LQX

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
LP2996-N TI-LP2996-N Datasheet
1Mb / 26P
[Old version datasheet]   LP2996-N DDR Termination Regulator
logo
Unisonic Technologies
UR5595 UTC-UR5595_09 Datasheet
295Kb / 12P
   DDR TERMINATION REGULATOR
logo
HTC Korea TAEJIN Techno...
TJ2995 HTC-TJ2995 Datasheet
632Kb / 9P
   DDR Termination Regulator
logo
E-Tech Electronics LTD
UR5596 ETL-UR5596 Datasheet
218Kb / 12P
   DDR TERMINATION REGULATOR
logo
Texas Instruments
LP2998 TI1-LP2998 Datasheet
2Mb / 33P
[Old version datasheet]   DDR Termination Regulator
logo
Richtek Technology Corp...
RTQ2536-QA RICHTEK-RTQ2536-QA Datasheet
211Kb / 11P
   DDR Termination Regulator
logo
Unisonic Technologies
UR5595 UTC-UR5595 Datasheet
312Kb / 12P
   DDR TERMINATION REGULATOR
logo
Richtek Technology Corp...
RT9089A RICHTEK-RT9089A Datasheet
195Kb / 10P
   DDR Termination Regulator
logo
HTC Korea TAEJIN Techno...
TJ2997 HTC-TJ2997 Datasheet
410Kb / 13P
   DDR Termination Regulator
logo
Global Mixed-mode Techn...
G2997 GMT-G2997_15 Datasheet
148Kb / 2P
   DDR Termination Regulator
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com