Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AS3606 Datasheet(PDF) 40 Page - ams AG

Part No. AS3606
Description  System PMU with HV Back Light Driver
Download  71 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AMSCO [ams AG]
Homepage  http://www.ams.com
Logo 

AS3606 Datasheet(HTML) 40 Page - ams AG

Zoom Inzoom in Zoom Outzoom out
 40 / 71 page
background image
www.austriamicrosystems.com
Revision 1.03
39 - 70
AS3606 AS3607 2v2
Data Sheet - R e g i s t e r D e f i n i t i o n
Table 21. CVDD3 Register
Name
Base
Default
CVDD3
2-wire serial
00h
Offset: 17h-3
CVDD3 DC/DC Buck Regulator Control Register
This is an extended register and needs to be enabled by writing 011b to Reg. 1Ch first.
This register is reset at a VDD27-POR or XRES input.
Bit
Bit Name
Default
Access
Bit Description
7
CVDD3_fast
0
R/W
Selects a faster regulation mode for CVDD3 suitable for larger load changes.
0: normal mode, Cext=10uF
1: fast mode, Cext=22uF required
6:0
VSEL_CVDD3<6:0>
000000
R/W
The voltage select bits set the DC/DC output voltage level and power the
DC/DC converter down.
00h: DC/DC powered down
01h-40h: CVDD1=0.6V+VSEL_CVDD1*12.5mV
41h-70h: CVDD1=1.4V+(VSEL_CVDD1-40h)*25mV
71h-7Fh: CVDD1=2.6V+(VSEL_CVDD1-70h)*50mV
Table 22. Hibernation Register
Name
Base
Default
Hibernation
2-wire serial
00h
Offset: 17h-4
PMU Hibernation Control Register
Hibernation starts when writing this register, except hibernation via GPIO is selected.
This is an extended register and needs to be enabled by writing 100b to Reg. 1Ch first.
This register is reset at a VDD27-POR or XRES input. This register MUST NOT be read back!!!
Bit
Bit Name
Default
Access
Bit Description
7-
0
n/a
6
KEEP_PVDD4
0
W
Keeps the programmed PVDD4 level during hibernation.
0: power down PVDD4
1: keep PVDD4
5
KEEP_PVDD3
0
W
Keeps the programmed PVDD3 level during hibernation.
0: power down PVDD3
1: keep PVDD3
4
KEEP_PVDD2
0
W
Keeps the programmed PVDD2 level during hibernation.
0: power down PVDD2
1: keep PVDD2
3
KEEP_PVDD1
0
W
Keeps the programmed PVDD1 level during hibernation.
0: power down PVDD1
1: keep PVDD1
2
KEEP_CVDD3
0
W
Keeps the programmed CVDD3 level during hibernation.
0: power down CVDD3
1: keep CVDD3
1
KEEP_CVDD2
0
W
Keeps the programmed CVDD2 level during hibernation.
0: power down CVDD2
1: keep CVDD2
0
KEEP_CVDD1
0
W
Keeps the programmed CVDD1 level during hibernation.
0: power down CVDD1
1: keep CVDD1


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn