Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EP1AGX60D Datasheet(PDF) 19 Page - Altera Corporation

Part # EP1AGX60D
Description  Enhanced Configuration (EPC) Devices Datasheet
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1AGX60D Datasheet(HTML) 19 Page - Altera Corporation

Back Button EP1AGX60D Datasheet HTML 15Page - Altera Corporation EP1AGX60D Datasheet HTML 16Page - Altera Corporation EP1AGX60D Datasheet HTML 17Page - Altera Corporation EP1AGX60D Datasheet HTML 18Page - Altera Corporation EP1AGX60D Datasheet HTML 19Page - Altera Corporation EP1AGX60D Datasheet HTML 20Page - Altera Corporation EP1AGX60D Datasheet HTML 21Page - Altera Corporation EP1AGX60D Datasheet HTML 22Page - Altera Corporation EP1AGX60D Datasheet HTML 23Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 36 page
background image
Functional Description
Page 19
Enhanced Configuration (EPC) Devices Datasheet
January 2012
Altera Corporation
The general guideline for effectiveness of compression is the higher the device logic or
routing utilization, the lower the compression ratio (where the compression ratio is
defined as the original bitstream size divided by the compressed bitstream size).
For Stratix designs, based on a suite of designs with varying amounts of logic
utilization, the minimum compression ratio was observed to be 1.9 or a ~47% size
reduction for these designs. Table 6 lists sample compression ratios from a suite of
Stratix designs. These numbers serve as a guideline, not a specification, to help you
allocate sufficient configuration memory to store compressed bitstreams.
Programmable Configuration Clock
The configuration clock (DCLK) speed is user programmable. One of two clock sources
can be used to synthesize the configuration clock; a programmable oscillator or an
external clock input pin (EXCLK). The configuration clock frequency can be further
synthesized using the clock divider circuitry. This clock can be divided by the N
counter to generate your DCLK output. The N divider supports all integer dividers
between 1 and 16, as well as a 1.5 divider and a 2.5 divider. The duty cycle for all clock
divisions other than non-integer divisions is 50% (for the non-integer dividers, the
duty cycle will not be 50%). Figure 5 shows a block diagram of the clock divider unit.
The DCLK frequency is limited by the maximum DCLK frequency the FPGA supports.
f For more information about the maximum DCLK input frequency supported by the
FPGA, refer to the configuration chapter in the appropriate device handbook.
Table 6. Stratix Compression Ratios (1)
Item
Minimum
Average
Logic Utilization
98%
64%
Compression Ratio
1.9
2.3
% Size Reduction
47%
57%
Note to Table 6:
(1) These numbers are preliminary. They are intended to serve as a guideline, not a specification.
Figure 5. Clock Divider Unit
Configuration Device
Clock Divider Unit
Divide
by N
External Clock
(Up to 100 MHz)
Internal Oscillator
10 MHz
33 MHz
50 MHz
66 MHz
DCLK


Similar Part No. - EP1AGX60D

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1AGX60D ALTERA-EP1AGX60D Datasheet
456Kb / 34P
   1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EP1AGX60D ALTERA-EP1AGX60D Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EP1AGX60D ALTERA-EP1AGX60D Datasheet
621Kb / 36P
   This datasheet describes enhanced configuration (EPC) devices
EP1AGX60D ALTERA-EP1AGX60D Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EP1AGX60DF1152C6N ALTERA-EP1AGX60DF1152C6N Datasheet
3Mb / 296P
   The ArriaTM GX family of devices combines 3.125 gigabits per second (Gbps) serial transceivers with reliable packaging technology
More results

Similar Description - EP1AGX60D

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EPC16UC88N ALTERA-EPC16UC88N Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EPC8QC100N ALTERA-EPC8QC100N Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EPC16UI88AA ALTERA-EPC16UI88AA Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EPC16QI100N ALTERA-EPC16QI100N Datasheet
621Kb / 36P
   This datasheet describes enhanced configuration (EPC) devices
EPCQ256SI16N ALTERA-EPCQ256SI16N Datasheet
1Mb / 42P
   Quad-Serial Configuration (EPCQ) Devices Datasheet
EPC8QC100 ALTERA-EPC8QC100 Datasheet
421Kb / 36P
   2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC4 ALTERA-EPC4 Datasheet
456Kb / 34P
   1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EPCS1 ALTERA-EPCS1 Datasheet
241Kb / 32P
   Serial Configuration Devices
EPCS1 ALTERA-EPCS1_1 Datasheet
704Kb / 38P
   Serial Configuration Devices
logo
Infineon Technologies A...
DDB6U50N16W1R INFINEON-DDB6U50N16W1R Datasheet
420Kb / 13P
   Preliminary datasheet EasyBRIDGE module with chopper configuration
0.10 2021-07-30
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com