Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

EPC16 Datasheet(PDF) 21 Page - Altera Corporation

Part No. EPC16
Description  Enhanced Configuration (EPC) Devices Datasheet
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EPC16 Datasheet(HTML) 21 Page - Altera Corporation

Back Button EPC16 Datasheet HTML 17Page - Altera Corporation EPC16 Datasheet HTML 18Page - Altera Corporation EPC16 Datasheet HTML 19Page - Altera Corporation EPC16 Datasheet HTML 20Page - Altera Corporation EPC16 Datasheet HTML 21Page - Altera Corporation EPC16 Datasheet HTML 22Page - Altera Corporation EPC16 Datasheet HTML 23Page - Altera Corporation EPC16 Datasheet HTML 24Page - Altera Corporation EPC16 Datasheet HTML 25Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 36 page
background image
Functional Description
Page 21
Enhanced Configuration (EPC) Devices Datasheet
January 2012
Altera Corporation
Programming using External Flash Interface
This method allows parallel programming of the flash memory using the 16-bit data
bus. An external processor or FPGA acts as the flash controller and has access to
programming data using a communication link such as UART, Ethernet, and PCI. In
addition to the program, erase, and verify operations, the external flash interface
supports block or sector protection instructions.
External flash interface programming is only allowed when the configuration
controller has relinquished flash access by tri-stating its internal interface. If the
controller has not relinquished flash access during configuration or JTAG-based ISP,
you must hold the controller in reset before initiating external programming. The
controller can be reset by holding the FPGA nCONFIG line at a logic low level. This
keeps the controller in reset by holding the nSTATUS-OE line low, allowing external
flash access.
1 If initial programming of the EPC device is done in-system using the external flash
interface, the controller must be kept in reset by driving the FPGA nCONFIG line low to
prevent contention on the flash interface.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn