Electronic Components Datasheet Search |
|
S25FL008K0XMFI041 Datasheet(PDF) 33 Page - SPANSION |
|
S25FL008K0XMFI041 Datasheet(HTML) 33 Page - SPANSION |
33 / 60 page October 14, 2010 S25FL008K_00_02 S25FL008K 33 Data Sheet (Preliminar y ) 7.0.15 Continuous Read Mode Bits (M7-0) The “Continuous Read Mode” bits are used in conjunction with “Fast Read Dual I/O”, “Fast Read Quad I/O”, “Word Read Quad I/O” and “Octal Word Read Quad I/O” instructions to provide the highest random Flash memory access rate with minimum SPI instruction overhead, thus allow true XIP (execute in place) to be performed on serial flash devices. M7-0 need to be set by the Dual/Quad I/O Read instructions. M5-4 are used to control whether the 8-bit SPI instruction code (BBh, EBh, E7h or E3h) is needed or not for the next command. When M5-4 = (1,0), the next command will be treated same as the current Dual/Quad I/O Read command without needing the 8-bit instruction code; when M5-4 do not equal to (1,0), the device returns to normal SPI mode, all commands can be accepted. M7-6 and M3-0 are reserved bits for future use, either 0 or 1 values can be used. 7.0.16 Continuous Read Mode Reset (FFh or FFFFh) Continuous Read Mode Reset instruction can be used to set M4 = 1, thus the device will release the Continuous Read Mode and return to normal SPI operation, as shown in Figure 7.19. Figure 7.19 Continuous Read Mode Reset for Fast Read Dual/Quad I/O Since S25FL008K does not have a hardware Reset pin, so if the controller resets while S25FL008K is set to Continuous Mode Read, the S25FL008K will not recognize any initial standard SPI instructions from the controller. To address this possibility, it is recommended to issue a Continuous Read Mode Reset instruction as the first instruction after a system Reset. Doing so will release the device from the Continuous Read Mode and allow Standard SPI instructions to be recognized. To reset “Continuous Read Mode” during Quad I/O operation, only eight clocks are needed. The instruction is “FFh”. To reset “Continuous Read Mode” during Dual I/O operation, sixteen clocks are needed to shift in instruction “FFFFh”. CS# CLK IO0 IO1 IO2 IO3 Mode 3 Mode 0 Don’t Care Mode 3 Mode 0 Don’t Care Don’t Care 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Mode Bit Reset for Quad I/O Mode Bit Reset for Quad I/O FFh FFh |
Similar Part No. - S25FL008K0XMFI041 |
|
Similar Description - S25FL008K0XMFI041 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |