Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PCF8583P Datasheet(PDF) 17 Page - NXP Semiconductors

Part No. PCF8583P
Description  Clock and calendar with 240 x 8-bit RAM
Download  37 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8583P Datasheet(HTML) 17 Page - NXP Semiconductors

Back Button PCF8583P Datasheet HTML 13Page - NXP Semiconductors PCF8583P Datasheet HTML 14Page - NXP Semiconductors PCF8583P Datasheet HTML 15Page - NXP Semiconductors PCF8583P Datasheet HTML 16Page - NXP Semiconductors PCF8583P Datasheet HTML 17Page - NXP Semiconductors PCF8583P Datasheet HTML 18Page - NXP Semiconductors PCF8583P Datasheet HTML 19Page - NXP Semiconductors PCF8583P Datasheet HTML 20Page - NXP Semiconductors PCF8583P Datasheet HTML 21Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 37 page
background image
PCF8583
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 06 — 6 October 2010
17 of 37
NXP Semiconductors
PCF8583
Clock and calendar with 240 x 8-bit RAM
8.2 I2C-bus protocol
8.2.1 Addressing
Before any data is transmitted on the I2C-bus, the device which must respond is
addressed first. The addressing is always carried out with the first byte transmitted after
the start procedure.
The clock and calendar acts as a slave receiver or slave transmitter. The clock signal SCL
is only an input signal but the data signal SDA is a bidirectional line.
The clock and calendar slave address is shown in Table 5. Bit A0 corresponds to
hardware address pin A0. Connecting this pin to VDD or VSS allows the device to have one
of two different addresses.
8.2.2 Clock and calendar READ or WRITE cycles
The I2C-bus configuration for the different PCF8583 READ and WRITE cycles is shown in
Figure 18, Figure 19 and Figure 20.
Table 5.
I2C slave address byte
Slave address
Bit
7
6
5
4
3
2
1
0
MSB
LSB
10
10
00
A0
R/W
Fig 18. Master transmits to slave receiver (WRITE mode)
S
0A
SLAVE ADDRESS
REGISTER ADDRESS A
A
DATA
P
acknowledgement
from slave
acknowledgement
from slave
acknowledgement
from slave
R/W
auto increment
memory register address
013aaa346
n bytes


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn