![]() |
Electronic Components Datasheet Search |
|
PCF8583P Datasheet(PDF) 14 Page - NXP Semiconductors |
|
PCF8583P Datasheet(HTML) 14 Page - NXP Semiconductors |
14 / 37 page ![]() PCF8583 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 06 — 6 October 2010 14 of 37 NXP Semiconductors PCF8583 Clock and calendar with 240 x 8-bit RAM In the 50 Hz clock mode or event-counter mode the oscillator is disabled and the oscillator input is switched to a high-impedance state. This allows the user to feed the 50 Hz reference frequency or an external high speed event signal into the input OSCI. 7.11 Initialization When power-on occurs the I2C-bus interface, the control and status register and all clock counters are reset. The device starts time-keeping in the 32.768 kHz clock mode with the 24 hour format on the first of January at 0.00.00:00. A 1 Hz square wave with 50 % duty cycle appears at the interrupt output pin (starts HIGH). The stop counting flag of the control and status register must be set before loading the actual time into the counters. Loading of illegal states leads to a temporary clock malfunction. |
Similar Part No. - PCF8583P |
|
Similar Description - PCF8583P |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |
allmanual.com |