Electronic Components Datasheet Search |
|
SST39VF802C-FF-4I-MAQE Datasheet(PDF) 10 Page - Silicon Storage Technology, Inc |
|
SST39VF802C-FF-4I-MAQE Datasheet(HTML) 10 Page - Silicon Storage Technology, Inc |
10 / 38 page ©2011 Silicon Storage Technology, Inc. DS25041A 05/11 10 8 Mbit (x16) Multi-Purpose Flash Plus SST39VF801C / SST39VF802C / SST39LF801C / SST39LF802C Data Sheet A Microchip Technology Company Data Protection The SST39VF801C/802C and SST39LF801C/802C provide both hardware and software features to pro- tect nonvolatile data from inadvertent writes. Hardware Data Protection Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle. VDD Power Up/Down Detection: The Write operation is inhibited when VDD is less than 1.5V. Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This pre- vents inadvertent writes during power-up or power-down. Hardware Block Protection The SST39VF802C/SST39LF802C support top hardware block protection, which protects the top 8 KWord block of the device. The SST39VF801C/SST39LF801C support bottom hardware block protec- tion, which protects the bottom 8KWord block of the device. The Boot Block address ranges are described in Table 4. Program and Erase operations are prevented on the 8 KWord when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block. Hardware Reset (RST#) The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least TRP, any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of TRHR is required after RST# is driven high before a valid Read can take place (see Figure 18). The Erase or Program operation that has been interrupted needs to be re-initiated after the device resumes normal operation mode to ensure data integrity. Software Data Protection (SDP) The SST39VF801C/802C and SST39LF801C/802C provide the JEDEC approved Software Data Pro- tection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 7 for Table 4: Boot Block Address Ranges Product Address Range Bottom Boot Block SST39VF801C/SST39LF801C 00000H - 01FFFH Top Boot Block SST39VF802C/SST39LF802C 7E000H - 7FFFFH T4.0 25041 |
Similar Part No. - SST39VF802C-FF-4I-MAQE |
|
Similar Description - SST39VF802C-FF-4I-MAQE |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |