Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

74HCT138N Datasheet(PDF) 1 Page - NXP Semiconductors

Part No. 74HCT138N
Description  3-to-8 line decoder/demultiplexer; inverting
Download  19 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo NXP - NXP Semiconductors

74HCT138N Datasheet(HTML) 1 Page - NXP Semiconductors

  74HCT138N Datasheet HTML 1Page - NXP Semiconductors 74HCT138N Datasheet HTML 2Page - NXP Semiconductors 74HCT138N Datasheet HTML 3Page - NXP Semiconductors 74HCT138N Datasheet HTML 4Page - NXP Semiconductors 74HCT138N Datasheet HTML 5Page - NXP Semiconductors 74HCT138N Datasheet HTML 6Page - NXP Semiconductors 74HCT138N Datasheet HTML 7Page - NXP Semiconductors 74HCT138N Datasheet HTML 8Page - NXP Semiconductors 74HCT138N Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 19 page
background image
General description
The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible
with Low-power Schottky TTL (LSTTL).
The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1
and A3) and when enabled, provides 8 mutually exclusive active LOW outputs (Y0to Y7).
The 74HC138; 74HCT138 features three enable inputs: two active LOW (E1 and E2) and
one active HIGH (E3). Every output is HIGH unless E1 and E2 are LOW and E3 is HIGH.
This multiple enable function allows easy parallel expansion of the 74HC138; 74HCT138
to a 1-of-32 (5 lines to 32 lines) decoder with just four 74HC138; 74HCT138 ICs and one
The 74HC138; 74HCT138 can be used as an eight output demultiplexer by using one of
the active LOW enable inputs as the data input and the remaining enable inputs as
strobes. Permanently tie unused enable inputs to their appropriate active HIGH- or
The 74HC138; 74HCT138 is identical to the 74HC238; 74HCT238 but has inverting
Features and benefits
Demultiplexing capability
Multiple input enable for easy expansion
Complies with JEDEC standard no. 7A
Ideal for memory chip select decoding
Active LOW mutually exclusive outputs
ESD protection:
HBM EIA/JESD22-A114F exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
−40 °Cto+85 °C and from −40 °Cto+125 °C
74HC138; 74HCT138
3-to-8 line decoder/demultiplexer; inverting
Rev. 4 — 27 June 2012
Product data sheet

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn