Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MTY100N10E Datasheet(PDF) 5 Page - Motorola, Inc

Part No. MTY100N10E
Description  TMOS POWER FET 100 AMPERES 100 VOLTS RDS(on) = 0.011 OHM
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com
Logo 

MTY100N10E Datasheet(HTML) 5 Page - Motorola, Inc

   
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
MTY100N10E
5
Motorola TMOS Power MOSFET Transistor Device Data
100
0
0.5
0.6
0.7
0.8
VGS = 0 V
TJ = 25°C
10000
1000
10
1
10
100
12
10
8
6
4
2
0
0
50
100
150
200
300
Qg, TOTAL GATE CHARGE (nC)
Q2
120
100
80
60
40
20
0
DRAIN–TO–SOURCE DIODE CHARACTERISTICS
VSD, SOURCE–TO–DRAIN VOLTAGE (VOLTS)
Figure 8. Gate Charge versus Gate–to–Source Voltage
Figure 9. Resistive Switching Time
Variation versus Gate Resistance
RG, GATE RESISTANCE (OHMS)
Figure 10. Diode Forward Voltage versus Current
QT
TJ = 25°C
ID = 100 A
VDD = 50 V
ID = 100 A
VGS = 10 V
TJ = 25°C
td(on)
td(off)
tf
tr
0.9
100
250
80
60
40
20
1.1
1
Q1
Q3
VGS
VDS
SAFE OPERATING AREA
The Forward Biased Safe Operating Area curves define
the maximum simultaneous drain–to–source voltage and
drain current that a transistor can handle safely when it is for-
ward biased. Curves are based upon maximum peak junc-
tion temperature and a case temperature (TC) of 25°C. Peak
repetitive pulsed power limits are determined by using the
thermal response data in conjunction with the procedures
discussed in AN569, “Transient Thermal Resistance–General
Data and Its Use.”
Switching between the off–state and the on–state may tra-
verse any load line provided neither rated peak current (IDM)
nor rated voltage (VDSS) is exceeded and the transition time
(tr,tf) do not exceed 10 µs. In addition the total power aver-
aged over a complete switching cycle must not exceed
(TJ(MAX) – TC)/(R
θJC).
A Power MOSFET designated E–FET can be safely used
in switching circuits with unclamped inductive loads. For reli-
able operation, the stored energy from circuit inductance dis-
sipated in the transistor while in avalanche must be less than
the rated limit and adjusted for operating conditions differing
from those specified. Although industry practice is to rate in
terms of energy, avalanche energy capability is not a con-
stant. The energy rating decreases non–linearly with an in-
crease of peak current in avalanche and peak junction
temperature.
Although many E–FETs can withstand the stress of drain–
to–source avalanche at currents up to rated pulsed current
(IDM), the energy rating is specified at rated continuous cur-
rent (ID), in accordance with industry custom. The energy rat-
ing must be derated for temperature as shown in the
accompanying graph (Figure 12). Maximum energy at cur-
rents below rated continuous ID can safely be assumed to
equal the values indicated.


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn