Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

AM28F256 Datasheet(PDF) 6 Page - Advanced Micro Devices

Part No. AM28F256
Description  256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
Download  35 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AMD [Advanced Micro Devices]
Homepage  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM28F256 Datasheet(HTML) 6 Page - Advanced Micro Devices

Back Button AM28F256 Datasheet HTML 2Page - Advanced Micro Devices AM28F256 Datasheet HTML 3Page - Advanced Micro Devices AM28F256 Datasheet HTML 4Page - Advanced Micro Devices AM28F256 Datasheet HTML 5Page - Advanced Micro Devices AM28F256 Datasheet HTML 6Page - Advanced Micro Devices AM28F256 Datasheet HTML 7Page - Advanced Micro Devices AM28F256 Datasheet HTML 8Page - Advanced Micro Devices AM28F256 Datasheet HTML 9Page - Advanced Micro Devices AM28F256 Datasheet HTML 10Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 35 page
background image
Address Inputs for memory locations. Internal latches
hold addresses during write cycles.
CE# (E#)
Chip Enable active low input activates the chip’s control
logic and input buffers. Chip Enable high will deselect
the device and operates the chip in stand-by mode.
Data Inputs during memor y write cycles. Internal
latches hold data during write cycles. Data Outputs
during memory read cycles.
No Connect-corresponding pin is not connected
internally to the die.
OE# (G#)
Output Enable active low input gates the outputs of the
device through the data buffers dur ing memor y
read cycles. Output Enable is high during command
sequencing and program/erase operations.
Power supply for device operation. (5.0 V
± 5% or 10%)
Program voltage input. VPP must be at high voltage in
order to write to the command register. The command
register controls all functions required to alter the
memory array contents. Memory contents cannot be
altered when VPP ≤ VCC +2 V.
WE# (W#)
Write Enable active low input controls the write function
of the command register to the memory array. The
target address is latched on the falling edge of the
Write Enable pulse and the appropriate data is latched
on the rising edge of the pulse. Write Enable high
inhibits writing to the device.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn