Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

P1AFS15002 Datasheet(PDF) 17 Page - Microsemi Corporation

Part No. P1AFS15002
Description  Terrestrial FPGA and SoC Product Catalog
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

P1AFS15002 Datasheet(HTML) 17 Page - Microsemi Corporation

Back Button P1AFS15002 Datasheet HTML 13Page - Microsemi Corporation P1AFS15002 Datasheet HTML 14Page - Microsemi Corporation P1AFS15002 Datasheet HTML 15Page - Microsemi Corporation P1AFS15002 Datasheet HTML 16Page - Microsemi Corporation P1AFS15002 Datasheet HTML 17Page - Microsemi Corporation P1AFS15002 Datasheet HTML 18Page - Microsemi Corporation P1AFS15002 Datasheet HTML 19Page - Microsemi Corporation P1AFS15002 Datasheet HTML 20Page - Microsemi Corporation P1AFS15002 Datasheet HTML 21Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 27 page
background image
18 www.microsemi.com/soc
• 500+MHzinternalperformance
• 500+MHzembeddedFIFOs
• PLLoutputupto1GHzand
8PLLsperdevice
• 6levelsoflogicat156+MHz
• 1.5V,1.8V,2.5V,and3.3V
mixed-voltage operation
• Bank-selectableI/Os—8banks
per chip
• 8globalclocksperdevice
• 4.5kbitsvariable-aspectRAM
blocks with built-in FIFO control
• Secureprogrammingtechnology
is designed to prevent reverse
engineeringanddesigntheft
Axcelerator
Axcelerator Devices
I/Os Per Package
Axcelerator Device
AX125
AX250
AX500
AX1000
AX2000
PQ
208
208
BG
729
FG
256, 324
256, 484
484, 676
484, 676, 896
896, 1152
CQ
208, 352
208, 352
352
256, 352
CG/LG
624
624
Firstforspeedandperformance
The Axcelerator FPGA family is a single-chip, nonvolatile solution offering high performance and unprecedented design security at densities of up to 2 million
equivalent system gates. Utilizing the AX architecture, Axcelerator devices have several system-level features, such as embedded SRAM (with embedded FIFO
control logic), PLLs, segmentable clocks, chip-wide highway routing, and carry logic. Based upon 0.15 µm, seven-layers-of-metal CMOS antifuse process
technology, 350 MHz system performance.
Axcelerator Device
AX125
AX250
AX500
AX1000
AX2000
Capacity
(in equivalent system gates)
125,000
250,000
500,000
1,000,000
2,000,000
Typical Gates
82,000
154,000
286,000
612,000
1,060,000
Register(R-cells)
672
1,408
2,688
6,048
10,752
Combinatorial (C-cells)
1,344
2,816
5,376
12,096
21,504
Maximum Flip-Flops
1,344
2,816
5,376
12,096
21,504
NumberofCoreRAMBlocks
4
12
16
36
64
TotalBitsofCoreRAM
18,432
55,296
73,728
165,888
294,912
Clocks (hardwired)
4
4
4
4
4
Clocks (routed)
4
4
4
4
4
PLLs
8
8
8
8
8
I/OBanks
8
8
8
8
8
Maximum User I/Os
168
248
336
516
684
MaximumLVDSChannels
84
124
168
258
342
TotalI/ORegisters
504
744
1,008
1,548
2,052
Speed Grades
Std., –1, –2
Std., –1, –2
Std., –1, –2
Std., –1, –2
Std., –1, –2
Temperature Grades
C, I
C, I, M
C, I, M
C, I, M
C, I, M


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn