Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADN2892ACPZ-RL7 Datasheet(PDF) 11 Page - Analog Devices

Part No. ADN2892ACPZ-RL7
Description  3.3 V, 4.25 Gbps, Limiting Amplifier
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

ADN2892ACPZ-RL7 Datasheet(HTML) 11 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
Data Sheet
ADN2892
Rev. A | Page 11 of 16
APPLICATIONS
PCB DESIGN GUIDELINES
Proper RF PCB design techniques must be used to ensure
optimal performance.
Output Buffer Power Supply and Ground Planes
Pin 9 (DRVEE) and Pin 12 (DRVCC) are the power supply and
ground pins that provide current to the differential output
buffer. To reduce possible series inductance, Pin 9, which is the
ground return of the output buffer, should connect to ground
directly. If the ground plane is an internal plane and
connections to the ground plane are vias, multiple vias in
parallel to ground can reduce series inductance.
Similarly, to reduce the possible series inductance, Pin 12,
which supplies power to the high speed differential
OUTP/OUTN output buffer, should connect to the power plane
directly. If the power plane is an internal plane and connections
to the power plane are vias, multiple vias in parallel can reduce
the series inductance, especially on Pin 12. See Figure 18 for the
recommended connections.
The exposed pad should connect to the GND plane using filled
vias so that solder does not leak through the vias during reflow.
Using filled vias in parallel under the package greatly reduces
the thermal resistance and enhances the reliability of the
connectivity of the exposed pad to the GND plane during
reflow.
To reduce power supply noise, a 10 μF electrolytic decoupling
capacitor between power and ground should be close to where
the 3.3 V supply enters the PCB. The other 0.1 μF and 1 nF
ceramic chip decoupling capacitors should be close to the VCC
and VEE pins to provide optimal supply decoupling and a
shorter current return loop.
CONNECT
EXPOSED
PAD TO
GND
AVCC
1
5
6
7
8
16
15
14
13
PIN
2
NIN
3
AVEE
4
DRVCC
12
OUTN
10
DRVEE
9
OUTP
C4
C3
11
C2
C1
TO HOST
BOARD
C7
C8
VCC
C5
C6
VCC
C12
R2
VCC
R3
4.7k
 TO 10k
ON HOST BOARD
VCC
ADN2882
0.1
F
VCC
C9
RSSI MEASUREMENT
TO ADC
R1
C10
C1–C4, C11: 0.01
F X5R/X7R DIELECTRIC, 0201 CASE
C5, C7, C9, C10, C12: 0.1
F X5R/X7R DIELECTRIC, 0402 CASE
C6, C8: 1nF X5R/X7R DIELECTRIC, 0201 CASE
TO ADuC7020
ADN2892
Figure 18. Typical ADN2892 Applications Circuit


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn