Electronic Components Datasheet Search |
|
CDCVF25084PWR Datasheet(PDF) 1 Page - Texas Instruments |
|
|
CDCVF25084PWR Datasheet(HTML) 1 Page - Texas Instruments |
1 / 15 page CDCVF25084 3.3-V 1:8 ZERO DELAY (PLL) x4 CLOCK MULTIPLIER SCAS690A – APRIL 2003 – REVISED MAY 2003 1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 D Phase-Locked Loop-Based Multiplier by Four D Input Frequency Range: 2.5 MHz to 45 MHz D Output Frequency Range: 10 MHz to 180 MHz D LVCMOS/LVTTL I/O Compatible D Low Jitter (Cycle-Cycle): ±120 ps Over the Range 75 MHz to 180 MHz D Distributes One Clock Input to Two Banks of Four Outputs D Auto Frequency Detection to Disable Device (Power-Down Mode) D Operates From Single 3.3-V Supply D Industrial Temperature Range –40°C to 85 °C D 25-Ω On-Chip Series Damping Resistors D No External RC Network Required D Spread Spectrum Clock Compatible (SSC) D Available in 16-Pin TSSOP Package description The CDCVF25084 is a high-performance, low-skew, low-jitter, phase-lock loop clock multiplier. It uses a PLL to precisely align, in both frequency and phase, the output clocks to the input clock signal including a multiplication factor of four. The CDCVF25084 operates from a nominal supply voltage of 3.3 V. The device also includes integrated series-damping resistors in the output drivers that make it ideal for driving point-to-point loads. Two banks of four outputs each provide low-skew, low-jitter copies of CLKIN x four. All outputs operate at the same frequency. Output duty cycles are adjusted to 50%, independent of duty cycle at CLKIN. The device automatically goes into power-down mode when no input signal is applied to CLKIN and the outputs go into a low state. Unlike many products containing PLLs, the CDCVF25084 does not require an external RC network. The loop filter for the PLL is included on-chip, minimizing component count, space, and cost. Because it is based on a PLL circuitry, the CDCVF25084 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency signal at CLKIN and any following changes to the PLL reference. The CDCVF25084 is characterized for operation from –40 °C to 85°C. FUNCTION TABLE S2 S1 1Y0–1Y3 2Y0–2Y3 OUTPUT SOURCE PLL SHUTDOWN 0 0 Hi-Z Hi-Z N/A Yes 0 1 Active Hi-Z PLL† No 1 0 Active Active Input clock (PLL bypass) Yes 1 1 Active Active PLL† No † A CLK input frequency < 2 MHz switches the outputs to low level. Copyright 2003, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 CLKIN 1Y0 1Y1 VDD GND 2Y0 2Y1 S2 FBIN 1Y3 1Y2 VDD GND 2Y3 2Y2 S1 PW PACKAGE (TSSOP) (TOP VIEW) |
Similar Part No. - CDCVF25084PWR |
|
Similar Description - CDCVF25084PWR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |