Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD7242 Datasheet(PDF) 5 Page - Analog Devices

Part No. AD7242
Description  LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
Download  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7242 Datasheet(HTML) 5 Page - Analog Devices

  AD7242 Datasheet HTML 1Page - Analog Devices AD7242 Datasheet HTML 2Page - Analog Devices AD7242 Datasheet HTML 3Page - Analog Devices AD7242 Datasheet HTML 4Page - Analog Devices AD7242 Datasheet HTML 5Page - Analog Devices AD7242 Datasheet HTML 6Page - Analog Devices AD7242 Datasheet HTML 7Page - Analog Devices AD7242 Datasheet HTML 8Page - Analog Devices AD7242 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
AD7242/AD7244
REV. A
–5–
AD7242/AD7244 PIN FUNCTION DESCRIPTION
DIP
Pin No.
Mnemonic
Description
1
LDACA
Load DAC, Logic Input. A new word is transferred into DAC Latch A from input Latch A on the fall-
ing edge of this signal. If LDACA is hard-wired low, data is transferred from input Latch A to DAC
Latch A on the sixteenth falling edge of TCLKA after TFSA goes low.
2
TFSA
Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for DACA
data with serial data expected after the falling edge of this signal.
3
DTA
Transmit Data, Logic Input. This is the data input which is used in conjunction with TFSA and
TCLKA to transfer serial data to input Latch A.
4
TCLKA
Transmit Clock, Logic Input. Serial data bits for DACA are latched on the falling edge of TCLKA
when TFSA is low.
5
DGND
Digital Ground. Both DGND pins for the device must be tied together at the device.
6
TP1
Test Pin 1. Used when testing the device. Do not connect anything to this pin.
7VDD
Positive Power Supply, 5 V
± 5%. Both V
DD pins for the device must be tied together at the device.
8
AGND
Analog Ground. Both AGND pins for the device must be tied together at the device.
9VOUTB
Analog Output Voltage from DACB. This output comes from a buffer amplifier. The range is bipolar,
±3 V with REF INB = +3 V.
10
VSS
Negative Power Supply, –5 V
± 5%. Both V
SS pins for the device must be tied together at the device.
11
TP2
Test Pin 2. Used when testing the device. Do not connect anything to this pin.
12
REF INB
DACB Voltage Reference Input. The voltage reference for DACB is applied to this pin. It is internally
buffered before being applied to DACB. The nominal reference voltage for correct operation of the
AD7242/AD7244 is 3 V.
13
LDACB
Load DAC, Logic Input. A new word is transferred into DAC Latch B from input Latch B on the fall-
ing edge of this signal. If LDACB is hard-wired low, data is transferred from input Latch B to DAC
Latch B on the sixteenth falling edge of TCLKB after TFSB goes low.
14
TFSB
Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for DACB
data with serial data expected after the falling edge of this signal.
15
DTB
Transmit Data, Logic Input. This is the data input used in conjunction with TFSB and TCLKB to
transfer serial data to input Latch B.
16
TCLKB
Transmit Clock, Logic Input. Serial data bits for DACB are latched on the falling edge of TCLKB
when TFSB is low.
17
DGND
Digital Ground. Both DGND pins for the device must be tied together at the device.
18
TP3
Test Pin 3. Used when testing the device. Do not connect anything to this pin.
19
VDD
Positive Power Supply, 5 V
± 5%. Both V
DD pins for the device must be tied together at the device.
20
AGND
Analog Ground. Both AGND pins for the device must be tied together at the device.
21
VOUTA
Analog Output Voltage from DACA. This output comes from a buffer amplifier. The range is bipolar,
±3 V with REF INA = +3 V.
22
VSS
Negative Power Supply, –5 V
± 5%. Both V
SS pins for the device must be tied together at the device.
23
REF OUT
Voltage Reference Output. To operate the DACs with this internal reference, REF OUT should be
connected to both REF INA and REF INB. The external load capability of the reference is 500
µA.
24
REF INA
DACA Voltage Reference Input. The voltage reference for DACA is applied to this pin. It is internally
buffered before being applied to DACA. The nominal reference voltage for correct operation of the
AD7242/AD7244 is 3 V.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn