Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EP4CE15 Datasheet(PDF) 11 Page - Altera Corporation

Part No. EP4CE15
Description  Cyclone IV FPGA Device Family
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP4CE15 Datasheet(HTML) 11 Page - Altera Corporation

Back Button EP4CE15 Datasheet HTML 6Page - Altera Corporation EP4CE15 Datasheet HTML 7Page - Altera Corporation EP4CE15 Datasheet HTML 8Page - Altera Corporation EP4CE15 Datasheet HTML 9Page - Altera Corporation EP4CE15 Datasheet HTML 10Page - Altera Corporation EP4CE15 Datasheet HTML 11Page - Altera Corporation EP4CE15 Datasheet HTML 12Page - Altera Corporation EP4CE15 Datasheet HTML 13Page - Altera Corporation EP4CE15 Datasheet HTML 14Page - Altera Corporation  
Zoom Inzoom in Zoom Outzoom out
 11 / 14 page
background image
Chapter 1: Cyclone IV FPGA Device Family Overview
1–11
Cyclone IV Device Family Architecture
November 2011
Altera Corporation
Cyclone IV Device Handbook,
Volume 1
Figure 1–1 shows the structure of the Cyclone IV GX transceiver.
f For more information, refer to the Cyclone IV Transceivers Architecture chapter.
Hard IP for PCI Express (Cyclone IV GX Devices Only)
Cyclone IV GX devices incorporate a single hard IP block for ×1, ×2, or ×4 PCIe (PIPE)
in each device. This hard IP block is a complete PCIe (PIPE) protocol solution that
implements the PHY-MAC layer, Data Link Layer, and Transaction Layer
functionality. The hard IP for the PCIe (PIPE) block supports root-port and end-point
configurations. This pre-verified hard IP block reduces risk, design time, timing
closure, and verification. You can configure the block with the Quartus II software’s
PCI Express Compiler, which guides you through the process step by step.
f For more information, refer to the PCI Express Compiler User Guide.
Figure 1–1. Transceiver Channel for the Cyclone IV GX Device
TX Phase
Compensation
FIFO
Byte Serializer
8B10B Encoder
Receiver Channel PCS
Receiver Channel
PMA
Transmitter Channel PCS
Transceiver Channel
PMA
FPGA
Fabric


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn