Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

EP4CE15 Datasheet(PDF) 8 Page - Altera Corporation

Part No. EP4CE15
Description  Cyclone IV FPGA Device Family
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP4CE15 Datasheet(HTML) 8 Page - Altera Corporation

Back Button EP4CE15 Datasheet HTML 4Page - Altera Corporation EP4CE15 Datasheet HTML 5Page - Altera Corporation EP4CE15 Datasheet HTML 6Page - Altera Corporation EP4CE15 Datasheet HTML 7Page - Altera Corporation EP4CE15 Datasheet HTML 8Page - Altera Corporation EP4CE15 Datasheet HTML 9Page - Altera Corporation EP4CE15 Datasheet HTML 10Page - Altera Corporation EP4CE15 Datasheet HTML 11Page - Altera Corporation EP4CE15 Datasheet HTML 12Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 14 page
background image
Chapter 1: Cyclone IV FPGA Device Family Overview
Cyclone IV Device Family Architecture
Cyclone IV Device Handbook,
November 2011
Altera Corporation
Volume 1
Cyclone IV Device Family Architecture
This section describes Cyclone IV device architecture and contains the following
“FPGA Core Fabric”
“I/O Features”
“Clock Management”
“External Memory Interfaces”
“High-Speed Transceivers (Cyclone IV GX Devices Only)”
“Hard IP for PCI Express (Cyclone IV GX Devices Only)”
FPGA Core Fabric
Cyclone IV devices leverage the same core fabric as the very successful Cyclone series
devices. The fabric consists of LEs, made of 4-input look up tables (LUTs), memory
blocks, and multipliers.
Each Cyclone IV device M9K memory block provides 9 Kbits of embedded SRAM
memory. You can configure the M9K blocks as single port, simple dual port, or true
dual port RAM, as well as FIFO buffers or ROM. They can also be configured to
implement any of the data widths in Table 1–7.
The multiplier architecture in Cyclone IV devices is the same as in the existing
Cyclone series devices. The embedded multiplier blocks can implement an 18 × 18 or
two 9 × 9 multipliers in a single block. Altera offers a complete suite of DSP IP
including finite impulse response (FIR), fast Fourier transform (FFT), and numerically
controlled oscillator (NCO) functions for use with the multiplier blocks. The
Quartus® II design software’s DSP Builder tool integrates MathWorks Simulink and
MATLAB design environments for a streamlined DSP design flow.
f For more information, refer to the Logic Elements and Logic Array Blocks in Cyclone IV
Devices, Memory Blocks in Cyclone IV Devices, and Embedded Multipliers in Cyclone IV
Devices chapters.
Table 1–7. M9K Block Data Widths for Cyclone IV Device Family
Data Width Configurations
Single port or simple dual port
×1, ×2, ×4, ×8/9, ×16/18, and ×32/36
True dual port
×1, ×2, ×4, ×8/9, and ×16/18

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn