Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

NM24W16UTLEMT8 Datasheet(PDF) 7 Page - Fairchild Semiconductor

Part # NM24W16UTLEMT8
Description  16K-Bit Serial EEPROM 2-Wire Bus Interface
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

NM24W16UTLEMT8 Datasheet(HTML) 7 Page - Fairchild Semiconductor

Back Button NM24W16UTLEMT8 Datasheet HTML 3Page - Fairchild Semiconductor NM24W16UTLEMT8 Datasheet HTML 4Page - Fairchild Semiconductor NM24W16UTLEMT8 Datasheet HTML 5Page - Fairchild Semiconductor NM24W16UTLEMT8 Datasheet HTML 6Page - Fairchild Semiconductor NM24W16UTLEMT8 Datasheet HTML 7Page - Fairchild Semiconductor NM24W16UTLEMT8 Datasheet HTML 8Page - Fairchild Semiconductor NM24W16UTLEMT8 Datasheet HTML 9Page - Fairchild Semiconductor NM24W16UTLEMT8 Datasheet HTML 10Page - Fairchild Semiconductor NM24W16UTLEMT8 Datasheet HTML 11Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 13 page
background image
7
www.fairchildsemi.com
NM24C16U/17U Rev. B.1
Device Operation
Background Information (IIC Bus)
As mentioned, the IIC bus allows synchronous bidirectional com-
munication between Transmitter/Receiver using the SCL (clock)
and SDA (Data I/O) lines. All communication must be started with
a valid START condition, concluded with a STOP condition and
acknowledged by the Receiver with an ACKNOWLEDGE condi-
tion.
As shown below, the EEPROMs on the IIC bus may be configured
in any manner required, the total memory addressed can not
exceed 16K (16,384 bits). EEPROM memory address program-
ming is controlled by 2 methods:
• All unused pins must be grounded (tied to V
SS).
• Software addressing the required PAGE BLOCK within the
device memory array (as sent in the Slave Address string).
For devices with densities greater than 16K, a different protocol,
the Extended IIC protocol, is used. Refer to NM24C32U datasheet
(for example) for additional details.
Addressing an EEPROM memory location involves sending a
command
string
with
the
following
information:
[DEVICE TYPE]–[DEVICE ADDRESS]–[PAGE BLOCK AD-
DRESS]–[BYTE ADDRESS]
DEFINITIONS
WORD
8 bits (byte) of data
PAGE
16 sequential addresses (one byte
each) that may be programmed
during a 'Page Write' programming
cycle
PAGE BLOCK
2048 (2K) bits organized into 16
pages of addressable memory.
(8 bits) x (16 pages) = 2048 bits
MASTER
Any IIC device CONTROLLING the
transfer of data (such as a
microprocessor)
SLAVE
Device being controlled
(EEPROMs are always considered
Slaves)
TRANSMITTER
Device currently SENDING data on
the bus (may be either a Master or
Slave).
RECEIVER
Device currently RECEIVING data
on the bus (Master or Slave)
Pin Descriptions
Serial Clock (SCL)
The SCL input is used to clock all data into and out of the device.
Serial Data (SDA)
SDA is a bidirectional pin used to transfer data into and out of the
device. It is an open drain output and may be wire–ORed with any
number of open drain or open collector outputs.
WP Write Protection (NM24C17U Only)
If tied to VCC, PROGRAM operations onto the upper half of the
memory will not be executed. READ operations are possible. If
tied to VSS, normal operation is enabled, READ/WRITE over the
entire memory is possible.
This feature allows the user to assign the upper half of the memory
as ROM which can be protected against accidental programming.
When write is disabled, slave address and word address will be
acknowledged but data will not be acknowledged.
Device Operation
The NM24C16U/17U supports a bidirectional bus oriented proto-
col. The protocol defines any device that sends data onto the bus
as a transmitter and the receiving device as the receiver. The
device controlling the transfer is the master and the device that is
controlled is the slave. The master will always initiate data
transfers and provide the clock for both transmit and receive
operations. Therefore, the NM24C16U/17U will be considered a
slave in all applications.
Clock and Data Conventions
Data states on the SDA line can change only during SCL LOW.
SDA state changes during SCL HIGH are reserved for indicating
start and stop conditions. Refer to
Figure 2 and Figure 3 on next
page.
Start Condition
All commands are preceded by the start condition, which is a
HIGH to LOW transition of SDA when SCL is HIGH. The
NM24C16U/17U continuously monitors the SDA and SCL lines for
the start condition and will not respond to any command until this
condition has been met.
Stop Condition
All communications are terminated by a stop condition, which is a
LOW to HIGH transition of SDA when SCL is HIGH. The stop
condition is also used by the NM24C16U/17U to place the device
in the standby power mode.
Write Cycle Timing
Acknowledge
Acknowledge is a hardware convention used to indicate success-
ful data transfers. The transmitting device, either master or slave,
will release the bus after transmitting eight bits.
During the ninth clock cycle the receiver will pull the SDA line to
LOW to acknowledge that it received the eight bits of data. Refer
to
Figure 4.


Similar Part No. - NM24W16UTLEMT8

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
NM24W16 FAIRCHILD-NM24W16 Datasheet
104Kb / 14P
   2K/4K/8K/16K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect
More results

Similar Description - NM24W16UTLEMT8

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
FM24C16U FAIRCHILD-FM24C16U Datasheet
103Kb / 14P
   16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C16 FAIRCHILD-NM24C16 Datasheet
102Kb / 14P
   16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C08U FAIRCHILD-NM24C08U Datasheet
100Kb / 13P
   8K-Bit Serial EEPROM 2-Wire Bus Interface
NM24C02U FAIRCHILD-NM24C02U Datasheet
99Kb / 13P
   2K-Bit Serial EEPROM 2-Wire Bus Interface
logo
Renesas Technology Corp
R1EX24016ASAS0G RENESAS-R1EX24016ASAS0G_15 Datasheet
501Kb / 18P
   Two-wire serial interface 16k EEPROM (2-kword ??8-bit)
logo
Sanyo Semicon Device
LE24LA162CB SANYO-LE24LA162CB Datasheet
121Kb / 10P
   Two Wire Serial Interface EEPROM (16k EEPROM)
LE24162LBXA SANYO-LE24162LBXA Datasheet
811Kb / 11P
   Two Wire Serial Interface EEPROM (16k EEPROM)
LE2416RLBXA SANYO-LE2416RLBXA Datasheet
872Kb / 11P
   Two Wire Serial Interface EEPROM (16k EEPROM)
LE24C162M SANYO-LE24C162M Datasheet
126Kb / 11P
   Two Wire Serial Interface EEPROM (16k EEPROM)
logo
Renesas Technology Corp
R1EX24016ASAS0G RENESAS-R1EX24016ASAS0G Datasheet
501Kb / 18P
   Two-wire serial interface 16k EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com