Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

NM24C04FMT8 Datasheet(PDF) 8 Page - Fairchild Semiconductor

Part # NM24C04FMT8
Description  4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

NM24C04FMT8 Datasheet(HTML) 8 Page - Fairchild Semiconductor

Back Button NM24C04FMT8 Datasheet HTML 4Page - Fairchild Semiconductor NM24C04FMT8 Datasheet HTML 5Page - Fairchild Semiconductor NM24C04FMT8 Datasheet HTML 6Page - Fairchild Semiconductor NM24C04FMT8 Datasheet HTML 7Page - Fairchild Semiconductor NM24C04FMT8 Datasheet HTML 8Page - Fairchild Semiconductor NM24C04FMT8 Datasheet HTML 9Page - Fairchild Semiconductor NM24C04FMT8 Datasheet HTML 10Page - Fairchild Semiconductor NM24C04FMT8 Datasheet HTML 11Page - Fairchild Semiconductor NM24C04FMT8 Datasheet HTML 12Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 14 page
background image
8
www.fairchildsemi.com
NM24C04/05 Rev. G
EEPROM
Number of
Device Selection Inputs
Address Bits
Density
Page Blocks
Provided
Selecting Page Block
2k bit
1
A0
A1
A2
None
4k bit
2
A1
A2
A0
8k bit
4
——
A2
A0 and A1
16k bit
8
———
A0, A1 and A2
Pin Descriptions
Serial Clock (SCL)
The SCL input is used to clock all data into and out of the device.
Serial Data (SDA)
SDA is a bi-directional pin used to transfer data into and out of the
device. It is an open drain output and may be wire–ORed with any
number of open drain or open collector outputs.
Write Protect (WP) (NM24C05 Only)
If tied to VCC, PROGRAM operations onto the upper half (upper
2Kbit) of the memory will not be executed. READ operations are
possible. If tied to VSS, normal operation is enabled, READ/
WRITE over the entire memory is possible.
This feature allows the user to assign the upper half of the memory
as ROM which can be protected against accidental programming.
When write is disabled, slave address and word address will be
acknowledged but data will not be acknowledged.
This pin has an internal pull-down circuit. However, on systems
where write protection is not required it is recommended that this
pin is tied to V
SS.
Device Selection Inputs A2, A1 and A0 (as
appropriate)
These inputs collectively serve as “chip select” signal to an
EEPROM when multiple EEPROMs are present on the same IIC
bus. Hence these inputs, if present, should be connected to VCC
or V
SS in a unique manner to allow proper selection of an EEPROM
amongst multiple EEPROMs. During a typical addressing se-
quence, every EEPROM on the IIC bus compares the configura-
tion of these inputs to the respective 3 bit “Device/Page block
selection” information (part of slave address) to determine a valid
selection. For e.g. if the 3 bit “Device/Page block selection” is 1-
0-1, then the EEPROM whose “Device Selection inputs” (A2, A1
and A0) are connected to V
CC-VSS-VCC respectively, is selected.
Depending on the density, only appropriate number of “Device
Selection inputs” are provided on an EEPROM. For every “Device
selection input” that is not present on the device, the correspond-
ing bit in the “Device/Page block selection” field is used to select
a “Page Block” within the device instead of the device itself.
Following table illustrates the above:
Note that even when just one EEPROM present on the IIC bus,
these pins should be tied to V
CC or VSS to ensure proper termina-
tion.
Device Operation
The NM24C04/05 supports a bi-directional bus oriented protocol.
The protocol defines any device that sends data onto the bus as
a transmitter and the receiving device as the receiver. The device
controlling the transfer is the master and the device that is
controlled is the slave. The master will always initiate data
transfers and provide the clock for both transmit and receive
operations. Therefore, the NM24C04/05 will be considered a
slave in all applications.
Clock and Data Conventions
Data states on the SDA line can change only during SCL LOW.
SDA state changes during SCL HIGH are reserved for indicating
start and stop conditions. Refer to
Figure 1 and Figure 2 on next
page.
Start Condition
All commands are preceded by the start condition, which is a
HIGH to LOW transition of SDA when SCL is HIGH. The NM24C04/
05 continuously monitors the SDA and SCL lines for the start
condition and will not respond to any command until this condition
has been met.
Stop Condition
All communications are terminated by a stop condition, which is a
LOW to HIGH transition of SDA when SCL is HIGH. The stop
condition is also used by the NM24C04/05 to place the device in
the standby power mode, except when a Write operation is being
executed, in which case a second stop condition is required after
t
WR period, to place the device in standby mode.


Similar Part No. - NM24C04FMT8

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
NM24C04U FAIRCHILD-NM24C04U Datasheet
89Kb / 13P
   EEPROM 2-Wire Bus Interface
More results

Similar Description - NM24C04FMT8

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
FM24C04U FAIRCHILD-FM24C04U Datasheet
105Kb / 14P
   4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C16U FAIRCHILD-FM24C16U Datasheet
103Kb / 14P
   16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C08 FAIRCHILD-NM24C08 Datasheet
104Kb / 14P
   8K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C128 FAIRCHILD-FM24C128 Datasheet
102Kb / 13P
   128K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C64 FAIRCHILD-FM24C64 Datasheet
100Kb / 13P
   64K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C16 FAIRCHILD-NM24C16 Datasheet
102Kb / 14P
   16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C32U FAIRCHILD-FM24C32U Datasheet
85Kb / 13P
   32K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C02U FAIRCHILD-FM24C02U Datasheet
105Kb / 14P
   2K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C08U FAIRCHILD-NM24C08U Datasheet
100Kb / 13P
   8K-Bit Serial EEPROM 2-Wire Bus Interface
NM24C02U FAIRCHILD-NM24C02U Datasheet
99Kb / 13P
   2K-Bit Serial EEPROM 2-Wire Bus Interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com