Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

NM24C03FM8 Datasheet(PDF) 11 Page - Fairchild Semiconductor

Part # NM24C03FM8
Description  2K-Bit Standard 2-Wire Bus
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

NM24C03FM8 Datasheet(HTML) 11 Page - Fairchild Semiconductor

Back Button NM24C03FM8 Datasheet HTML 6Page - Fairchild Semiconductor NM24C03FM8 Datasheet HTML 7Page - Fairchild Semiconductor NM24C03FM8 Datasheet HTML 8Page - Fairchild Semiconductor NM24C03FM8 Datasheet HTML 9Page - Fairchild Semiconductor NM24C03FM8 Datasheet HTML 10Page - Fairchild Semiconductor NM24C03FM8 Datasheet HTML 11Page - Fairchild Semiconductor NM24C03FM8 Datasheet HTML 12Page - Fairchild Semiconductor NM24C03FM8 Datasheet HTML 13Page - Fairchild Semiconductor NM24C03FM8 Datasheet HTML 14Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 11 / 14 page
background image
11
www.fairchildsemi.com
NM24C02/03 Rev. G
Write Operations
BYTE WRITE
For a write operation a second address field is required which is
a word address that is comprised of eight bits and provides access
to any one of the 256 bytes in the selected page of memory. Upon
receipt of the byte address the NM24C02/03 responds with an
acknowledge and waits for the next eight bits of data, again,
responding with an acknowledge. The master then terminates the
transfer by generating a stop condition, at which time the NM24C02/
03 begins the internal write cycle to the nonvolatile memory. While
the internal write cycle is in progress the NM24C02/03 inputs are
disabled, and the device will not respond to any requests from the
master for the duration of t
WR. Refer to Figure 4 for the address,
acknowledge and data transfer sequence.
PAGE WRITE
To minimize write cycle time, NM24C02/03 offer Page Write
feature, by which, up to a maximum of 16 contiguous bytes
locations can be programmed all at once (instead of 16 individual
byte writes). To facilitate this feature, the memory array is orga-
nized in terms of “Pages.” A Page consists of 16 contiguous byte
locations starting at every 16-Byte address boundary (for ex-
ample, starting at array address 0x00, 0x10, 0x20 etc.). Page
Write operation limits access to byte locations within a page. In
other words a single Page Write operation will not cross over to
locations on another page but will “roll over” to the beginning of the
page whenever end of Page is reached and additional locations
are a continued to be accessed. A Page Write operation can be
initiated to begin at any location within a page (starting address of
the Page Write operation need not be the starting address of a
Page).
S
T
O
P
Bus Activity:
Master
SDA Line
Bus Activity:
EEPROM
DATA n + 15
DATA n + 1
DATA n
WORD ADDRESS (n)
A
C
K
S
T
A
R
T
SLAVE
ADDRESS
A
C
K
A
C
K
A
C
K
A
C
K
S
T
O
P
A
C
K
DATA
A
C
K
A
C
K
S
T
A
R
T
WORD
ADDRESS
SLAVE
ADDRESS
Bus Activity:
Master
SDA Line
Bus Activity:
EEPROM
DS500069-13
DS500069-14
Page Write is initiated in the same manner as the Byte Write
operation; but instead of terminating the cycle after transmitting
the first data byte, the master can further transmit up to 15 more
bytes. After the receipt of each byte, NM24C02/03 will respond
with an acknowledge pulse, increment the internal address counter
to the next address and is ready to accept the next data. If the
master should transmit more than sixteen bytes prior to generat-
ing the STOP condition, the address counter will “roll over” and
previously written data will be overwritten. As with the Byte Write
operation, all inputs are disabled until completion of the internal
write cycle. Refer to
Figure 5 for the address, acknowledge and
data transfer sequence.
Acknowledge Polling
Once the stop condition is issued to indicate the end of the host’s
write operation the NM24C02/03 initiates the internal write cycle.
ACK polling can be initiated immediately. This involves issuing the
start condition followed by the slave address for a write operation.
If the NM24C02/03 is still busy with the write operation no ACK will
be returned. If the NM24C02/03 has completed the write operation
an ACK will be returned and the host can then proceed with the
next read or write operation.
Write Protection (NM24C03 Only)
Programming of the upper half (upper 1Kbit) of the memory will not
take place if the WP pin of the NM24C03 is connected to VCC. The
NM24C03 will respond to slave and byte addresses; but if the
memory accessed is write protected by the WP pin, the NM24C03
will not generate an acknowledge after the first byte of data has
been received, and thus the program cycle will not be started when
the stop condition is asserted.
Byte Write (Figure 4)
Page Write (Figure 5)


Similar Part No. - NM24C03FM8

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
NM24C02U FAIRCHILD-NM24C02U Datasheet
99Kb / 13P
   2K-Bit Serial EEPROM 2-Wire Bus Interface
NM24C02U/03U FAIRCHILD-NM24C02U/03U Datasheet
99Kb / 13P
   2K-Bit Serial EEPROM 2-Wire Bus Interface
NM24C04 FAIRCHILD-NM24C04 Datasheet
104Kb / 14P
   4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C04EM8 FAIRCHILD-NM24C04EM8 Datasheet
104Kb / 14P
   4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C04EMT8 FAIRCHILD-NM24C04EMT8 Datasheet
104Kb / 14P
   4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
More results

Similar Description - NM24C03FM8

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
NM34C02 FAIRCHILD-NM34C02 Datasheet
90Kb / 12P
   2K-Bit Standard 2-Wire Bus Interface
FM24C02U FAIRCHILD-FM24C02U Datasheet
105Kb / 14P
   2K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C02U FAIRCHILD-NM24C02U Datasheet
99Kb / 13P
   2K-Bit Serial EEPROM 2-Wire Bus Interface
FM24C08U FAIRCHILD-FM24C08U Datasheet
105Kb / 14P
   8K-Bit Standard 2-Wire Bus
NM34W02 FAIRCHILD-NM34W02 Datasheet
93Kb / 12P
   2K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect
FM34W02U FAIRCHILD-FM34W02U Datasheet
95Kb / 12P
   2K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect
FM24C16U FAIRCHILD-FM24C16U Datasheet
103Kb / 14P
   16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C08 FAIRCHILD-NM24C08 Datasheet
104Kb / 14P
   8K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C128 FAIRCHILD-FM24C128 Datasheet
102Kb / 13P
   128K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C32U FAIRCHILD-FM24C32U Datasheet
85Kb / 13P
   32K-Bit Standard 2-Wire Bus Interface Serial EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com