Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5300 Datasheet(PDF) 4 Page - Analog Devices

Part No. AD5300
Description  2.5 V to 5.5 V, 500 μA, 2-Wire Interface Interface
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5300 Datasheet(HTML) 4 Page - Analog Devices

  AD5300 Datasheet HTML 1Page - Analog Devices AD5300 Datasheet HTML 2Page - Analog Devices AD5300 Datasheet HTML 3Page - Analog Devices AD5300 Datasheet HTML 4Page - Analog Devices AD5300 Datasheet HTML 5Page - Analog Devices AD5300 Datasheet HTML 6Page - Analog Devices AD5300 Datasheet HTML 7Page - Analog Devices AD5300 Datasheet HTML 8Page - Analog Devices AD5300 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
AD5305/AD5315/AD5325
Rev. G | Page 4 of 24
A Version1
B Version1
Parameter2
Min
Typ
Max
Min
Typ
Max
Unit
Conditions/Comments
LOGIC INPUTS (A0
)5
Input Current
±1
±1
μA
Input Low Voltage, VIL
0.8
0.8
V
VDD = 5 V ± 10%
0.6
0.6
V
VDD = 3 V ± 10%
0.5
0.5
V
VDD = 2.5 V
Input High Voltage, VIH
2.4
2.4
V
VDD = 5 V ± 10%
2.1
2.1
V
VDD = 3 V ± 10%
2.0
2.0
V
VDD = 2.5 V
Pin Capacitance
3
3
pF
LOGIC INPUTS (SCL, SDA)5
Input High Voltage, VIH
0.7
VDD
VDD +
0.3
0.7
VDD
VDD +
0.3
V
SMBus compatible at VDD < 3.6 V
Input Low Voltage, VIL
−0.3
0.3 VDD
−0.3
0.3 VDD
V
SMBus compatible at VDD < 3.6 V
Input Leakage Current, IIN
±1
±1
μA
Input Hysteresis, VHYST
0.05
VDD
0.05
VDD
V
Input Capacitance, CIN
8
8
pF
Glitch Rejection
50
50
ns
Input filtering suppresses noise spikes
of less than 50 ns
LOGIC OUTPUT (SDA)5
Output Low Voltage, VOL
0.4
0.4
V
ISINK = 3 mA
0.6
0.6
V
ISINK = 6 mA
Three-State Leakage Current
±1
±1
μA
Three-State Output
Capacitance
8
8
pF
POWER REQUIREMENTS
VDD
2.5
5.5
2.5
5.5
V
IDD (Normal Mode)7
VIH = VDD and VIL = GND
VDD = 4.5 V to 5.5 V
600
900
600
900
μA
VDD = 2.5 V to 3.6 V
500
700
500
700
μA
IDD (Power-Down Mode)
VIH = VDD and VIL = GND
VDD = 4.5 V to 5.5 V
0.2
1
0.2
1
μA
IDD = 4 μA (maximum) during
0 readback on SDA
VDD = 2.5 V to 3.6 V
0.08
1
0.08
1
μA
IDD = 1.5 μA (maximum) during
0 readback on SDA
1 Temperature range (A, B version): −40°C to +105°C; typical at +25°C.
2 See the Terminology section.
3 DC specifications tested with the outputs unloaded.
4 Linearity is tested using a reduced code range: AD5305 (Code 8 to 248); AD5315 (Code 28 to 995); AD5325 (Code 115 to 3981).
5 Guaranteed by design and characterization, not production tested.
6 For the amplifier output to reach its minimum voltage, offset error must be negative; to reach its maximum voltage, VREF = VDD and offset plus gain error must be
positive.
7 IDD specification is valid for all DAC codes. Interface inactive. All DACs active and excluding load currents.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn