Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

NDP4060 Datasheet(PDF) 1 Page - Fairchild Semiconductor

Part No. NDP4060
Description  N-Channel Enhancement Mode Field Effect Transistor
Download  6 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo 

NDP4060 Datasheet(HTML) 1 Page - Fairchild Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 1 / 6 page
background image
July 1996
NDP4060 / NDB4060
N-Channel Enhancement Mode Field Effect Transistor
General Description
Features
___________________________________________________________________________________________
Absolute Maximum Ratings
T
C = 25°C unles otherwise noted
Symbol
Parameter
NDP4060
NDB4060
Units
V
DSS
Drain-Source Voltage
60
V
V
DGR
Drain-Gate Voltage (R
GS < 1 M)
60
V
V
GSS
Gate-Source Voltage - Continuous
± 20
V
- Nonrepetitive (t
P < 50 µs)
± 40
I
D
Drain Current - Continuous
± 15
A
- Pulsed
± 45
P
D
Total Power Dissipation
50
W
Derate above 25°C
0.33
W/°C
T
J,TSTG
Operating and Storage Temperature Range
-65 to 175
°C
T
L
Maximum lead temperature for soldering purposes,
1/8" from case for 5 seconds
275
°C
NDP4060 Rev. C
These N-Channel enhancement mode power field effect
transistors are produced using Fairchild's proprietary, high cell
density, DMOS technology. This very high density process has
been especially tailored to minimize on-state resistance, provide
superior switching performance, and withstand high energy
pulses in the avalanche and commutation modes. These
devices are particularly suited for low voltage applications such
as automotive, DC/DC converters, PWM motor controls, and
other battery powered circuits where fast switching, low in-line
power loss, and resistance to transients are needed.
15A, 60V. R
DS(ON) = 0.10@ VGS=10V.
Critical DC electrical parameters specified at elevated
temperature.
Rugged internal source-drain diode can eliminate the need
for an external Zener diode transient suppressor.
175°C maximum junction temperature rating.
High density cell design for extremely low R
DS(ON).
TO-220 and TO-263 (D
2PAK) package for both through hole
and surface mount applications.
S
D
G
© 1997 Fairchild Semiconductor Corporation


Html Pages

1  2  3  4  5  6 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn