![]() |
Electronic Components Datasheet Search |
|
MM74C74 Datasheet(PDF) 1 Page - Fairchild Semiconductor |
|
MM74C74 Datasheet(HTML) 1 Page - Fairchild Semiconductor |
1 / 7 page ![]() © 2002 Fairchild Semiconductor Corporation DS005885 www.fairchildsemi.com October 1987 Revised May 2002 MM74C74 Dual D-Type Flip-Flop General Description The MM74C74 dual D-type flip-flop is a monolithic comple- mentary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. Each flip-flop has independent data, preset, clear and clock inputs and Q and Q outputs. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. Preset or clear is independent of the clock and accomplished by a low level at the preset or clear input. Features s Supply voltage range: 3V to 15V s Tenth power TTL compatible: Drive 2 LPT2L loads s High noise immunity: 0.45 VCC (typ.) s Low power: 50 nW (typ.) s Medium speed operation: 10 MHz (typ.) with 10V supply Applications • Automotive • Data terminals • Instrumentation • Medical electronics • Alarm system • Industrial electronics • Remote metering • Computers Ordering Code: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram Note: A logic “0” on clear sets Q to logic “0”. A logic “0” on preset sets Q to logic “1”. Top View Truth Table Note 1: No change in output from previous state. Order Number Package Number Package Description MM74C74M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow MM74C74N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Preset Clear Qn Qn 0000 0110 1001 11 Qn (Note 1) Qn (Note 1) |