Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD7265BCP Datasheet(PDF) 5 Page - Analog Devices

Part # AD7265BCP
Description  Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7265BCP Datasheet(HTML) 5 Page - Analog Devices

  AD7265BCP Datasheet HTML 1Page - Analog Devices AD7265BCP Datasheet HTML 2Page - Analog Devices AD7265BCP Datasheet HTML 3Page - Analog Devices AD7265BCP Datasheet HTML 4Page - Analog Devices AD7265BCP Datasheet HTML 5Page - Analog Devices AD7265BCP Datasheet HTML 6Page - Analog Devices AD7265BCP Datasheet HTML 7Page - Analog Devices AD7265BCP Datasheet HTML 8Page - Analog Devices AD7265BCP Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
AD7265
Rev. A | Page 5 of 28
TIMING SPECIFICATIONS
AVDD = DVDD = 2.7 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, internal/external reference = 2.5 V, TA = TMAX to TMIN, unless otherwise noted1.
Table 2.
Parameter
Limit at TMIN, TMAX
Unit
Description
fSCLK2
1
MHz min
TA = −40°C to +85°C
4
MHz min
TA > 85°C to 125°C
16
MHz max
tCONVERT
14 × tSCLK
ns max
tSCLK = 1/fSCLK
875
ns max
fSCLK = 16 MHz
tQUIET
30
ns min
Minimum time between end of serial read and next falling edge of CS
t2
15/20
ns min
VDD = 5 V/3 V, CS to SCLK setup time, TA = −40°C to +85°C
20/30
ns min
VDD = 5 V/3 V, CS to SCLK setup time, TA > 85°C to 125°C
t3
15
ns max
Delay from CS until DOUTA and DOUTB are three-state disabled
t43
36
ns max
Data access time after SCLK falling edge, VDD = 3 V
27
ns max
Data access time after SCLK falling edge, VDD = 5 V
t5
0.45 tSCLK
ns min
SCLK low pulse width
t6
0.45 tSCLK
ns min
SCLK high pulse width
t7
10
ns min
SCLK to data valid hold time, VDD = 3 V
5
ns min
SCLK to data valid hold time, VDD = 5 V
t8
15
ns max
CS rising edge to DOUTA, DOUTB, high impedance
t9
30
ns min
CS rising edge to falling edge pulse width
t10
5
ns min
SCLK falling edge to DOUTA, DOUTB, high impedance
50
ns max
SCLK falling edge to DOUTA, DOUTB, high impedance
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
All timing specifications given are with a 25 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used. See the Serial
Interface section and Figure 41 and Figure 42.
2 Minimum SCLK for specified performance; with slower SCLK frequencies, performance specifications apply typically.
3 The time required for the output to cross 0.4 V or 2.4 V.


Similar Part No. - AD7265BCP

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7265BCP AD-AD7265BCP Datasheet
706Kb / 16P
   Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
Rev. PrA
AD7265BCPZ AD-AD7265BCPZ Datasheet
810Kb / 29P
   Differential/Single-Ended Input, 1 MSPS, 12-Bit, 3-Channel Dual SAR ADC
AD7265BCPZ-REEL7 AD-AD7265BCPZ-REEL7 Datasheet
810Kb / 29P
   Differential/Single-Ended Input, 1 MSPS, 12-Bit, 3-Channel Dual SAR ADC
More results

Similar Description - AD7265BCP

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7265 AD-AD7265_15 Datasheet
812Kb / 29P
   Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
REV. A
AD7265 AD-AD7265_17 Datasheet
810Kb / 29P
   Differential/Single-Ended Input, 1 MSPS, 12-Bit, 3-Channel Dual SAR ADC
AD7266BSUZ AD-AD7266BSUZ Datasheet
644Kb / 28P
   Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
REV. B
AD7266 AD-AD7266_15 Datasheet
889Kb / 29P
   Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
REV. B
AD7266 AD-AD7266_17 Datasheet
691Kb / 29P
   Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
AD7265 AD-AD7265 Datasheet
706Kb / 16P
   Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
Rev. PrA
AD7266 AD-AD7266 Datasheet
752Kb / 17P
   Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
Rev. PrG
AD7356 AD-AD7356 Datasheet
191Kb / 18P
   Differential Input, Dual, 5 MSPS, 12-Bit, SAR ADC
Rev. PrC
AD7352 AD-AD7352_17 Datasheet
515Kb / 21P
   Differential Input, Dual, Simultaneous ampling, 3 MSPS, 12-Bit, SAR ADC
AD7352 AD-AD7352 Datasheet
518Kb / 20P
   Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com