Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HMT41GV7MFR8A Datasheet(PDF) 35 Page - Hynix Semiconductor

Part # HMT41GV7MFR8A
Description  DDR3L SDRAM VLP Registered DIMM Based on 4Gb M-die
Download  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HMT41GV7MFR8A Datasheet(HTML) 35 Page - Hynix Semiconductor

Back Button HMT41GV7MFR8A Datasheet HTML 31Page - Hynix Semiconductor HMT41GV7MFR8A Datasheet HTML 32Page - Hynix Semiconductor HMT41GV7MFR8A Datasheet HTML 33Page - Hynix Semiconductor HMT41GV7MFR8A Datasheet HTML 34Page - Hynix Semiconductor HMT41GV7MFR8A Datasheet HTML 35Page - Hynix Semiconductor HMT41GV7MFR8A Datasheet HTML 36Page - Hynix Semiconductor HMT41GV7MFR8A Datasheet HTML 37Page - Hynix Semiconductor HMT41GV7MFR8A Datasheet HTML 38Page - Hynix Semiconductor HMT41GV7MFR8A Datasheet HTML 39Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 67 page
background image
Rev. 1.0 / Aug. 2012
35
Single Ended Output Slew Rate
When the Reference load for timing measurements, output slew rate for falling and rising edges is defined
and measured between VOL(AC) and VOH(AC) for single ended signals are shown in table and figure below.
Notes:
1. Output slew rate is verified by design and characterisation, and may not be subject to production test.
Single Ended Output slew Rate Definition
Description: SR; Slew Rate
Q: Query Output (like in DQ, which stands for Data-in, Query-Output)
se: Single-ended Signals
For Ron = RZQ/7 setting
Note 1): In two cases, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane.
Case 1 is a defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high
to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low).
Case 2 is a defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high
to low or low to high) while all remaining DQ signals in the same byte lane switching into the opposite direction (i.e. from
low to high of high to low respectively). For the remaining DQ signal switching in to the opposite direction, the regular
maximum limite of 5 V/ns applies.
Single-ended Output slew Rate Definition
Description
Measured
Defined by
From
To
Single-ended output slew rate for rising edge
VOL(AC)
VOH(AC)
[VOH(AC)-VOL(AC)] / DeltaTRse
Single-ended output slew rate for falling edge
VOH(AC)
VOL(AC)
[VOH(AC)-VOL(AC)] / DeltaTFse
Output Slew Rate (single-ended)
DDR3L-800
DDR3L-1066
DDR3L-1333
Units
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Single-ended Output Slew Rate
SRQse
1.75
51)
1.75
51)
1.75
51)
V/ns
Delta TFse
Delta TRse
vOH(AC)
vOl(AC)
V∏
Single Ended Output Slew Rate Definition


Similar Part No. - HMT41GV7MFR8A

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HMT41GV7MFR8C HYNIX-HMT41GV7MFR8C Datasheet
1Mb / 67P
   DDR3 SDRAM VLP Registered DIMM Based on 4Gb M-die
HMT41GV7MFR8C-G7 HYNIX-HMT41GV7MFR8C-G7 Datasheet
1Mb / 67P
   DDR3 SDRAM VLP Registered DIMM Based on 4Gb M-die
HMT41GV7MFR8C-H9 HYNIX-HMT41GV7MFR8C-H9 Datasheet
1Mb / 67P
   DDR3 SDRAM VLP Registered DIMM Based on 4Gb M-die
HMT41GV7MFR8C-PB HYNIX-HMT41GV7MFR8C-PB Datasheet
1Mb / 67P
   DDR3 SDRAM VLP Registered DIMM Based on 4Gb M-die
More results

Similar Description - HMT41GV7MFR8A

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HMT451V7AFR8A HYNIX-HMT451V7AFR8A Datasheet
1Mb / 69P
   DDR3L SDRAM VLP Registered DIMM Based on 4Gb A-die
HMT451R7MFR8A HYNIX-HMT451R7MFR8A Datasheet
1Mb / 71P
   DDR3L SDRAM Registered DIMM Based on 4Gb M-die
HMT451V7MFR8C HYNIX-HMT451V7MFR8C Datasheet
1Mb / 67P
   DDR3 SDRAM VLP Registered DIMM Based on 4Gb M-die
HMT451R7AFR8A HYNIX-HMT451R7AFR8A Datasheet
1Mb / 72P
   DDR3L SDRAM Registered DIMM Based on 4Gb A-die
HMT325V7EFR8A HYNIX-HMT325V7EFR8A Datasheet
899Kb / 59P
   DDR3L SDRAM VLP Registered DIMM Based on 2Gb E-die
HMT325V7CFR8A HYNIX-HMT325V7CFR8A Datasheet
1Mb / 68P
   DDR3L SDRAM VLP Registered DIMM Based on 2Gb C-die
HMT451V7AFR8C HYNIX-HMT451V7AFR8C Datasheet
1Mb / 68P
   DDR3 SDRAM VLP Registered DIMM Based on 4Gb A-die
HMT84GL7MMR4A HYNIX-HMT84GL7MMR4A Datasheet
541Kb / 34P
   DDR3L SDRAM Load Reduced DIMM Based on 4Gb M-die
logo
Elpida Memory
EBE41AF4A1QB ELPIDA-EBE41AF4A1QB Datasheet
265Kb / 27P
   4GB VLP Registered DDR2 SDRAM DIMM
logo
Hynix Semiconductor
HMT325R7CFR8A HYNIX-HMT325R7CFR8A Datasheet
1Mb / 76P
   DDR3L SDRAM Registered DIMM Based on 2Gb C-die
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com