Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADSP-21062L Datasheet(PDF) 11 Page - Analog Devices

Part # ADSP-21062L
Description  High performance signal processor for communications graphics and imaging applications
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-21062L Datasheet(HTML) 11 Page - Analog Devices

Back Button ADSP-21062L Datasheet HTML 7Page - Analog Devices ADSP-21062L Datasheet HTML 8Page - Analog Devices ADSP-21062L Datasheet HTML 9Page - Analog Devices ADSP-21062L Datasheet HTML 10Page - Analog Devices ADSP-21062L Datasheet HTML 11Page - Analog Devices ADSP-21062L Datasheet HTML 12Page - Analog Devices ADSP-21062L Datasheet HTML 13Page - Analog Devices ADSP-21062L Datasheet HTML 14Page - Analog Devices ADSP-21062L Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 64 page
background image
ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC
Rev. F
|
Page 11 of 64
|
March 2008
ACK
I/O/S
Memory Acknowledge. External devices can deassert ACK (low) to add wait states to an external memory
access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an
external memory access. The ADSP-2106x deasserts ACK as an output to add waitstates to a synchronous
access of its internal memory. In a multiprocessing system, a slave ADSP-2106x deasserts the bus master’s
ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its
ACK pin that maintains the input at the level to which it was last driven.
SBTS
I/S
Suspend Bus Three-State. External devices can assert SBTS (low) to place the external bus address, data,
selects, and strobes in a high impedance state for the following cycle. If the ADSP-2106x attempts to access
external memory while SBTS is asserted, the processor will halt and the memory access will not be completed
until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-2106x deadlock,
or used with a DRAM controller.
IRQ2–0
I/A
Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG3–0
I/O/A
Flag Pins. Each is configured via control bits as either an input or output. As an input, they can be tested as
a condition. As an output, they can be used to signal external peripherals.
TIMEXP
O
Timer Expired. Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
HBR
I/A
Host Bus Request. This pin must be asserted by a host processor to request control of the ADSP-2106x’s
external bus. When HBR is asserted in a multiprocessing system, the ADSP-2106x that is bus master will
relinquish the bus and assert HBG. To relinquish the bus, the ADSP-2106x places the address, data, select
and strobe lines in a high impedance state. HBR has priority over all ADSP-2106x bus requests BR6–1 in a
multiprocessing system.
HBG
I/O
Host Bus Grant. Acknowledges a bus request, indicating that the host processor may take control of the
external bus. HBG is asserted (held low) by the ADSP-2106x until HBR is released. In a multiprocessing system,
HBG is output by the ADSP-2106x bus master and is monitored by all others.
CS
I/A
Chip Select. Asserted by host processor to select the ADSP-2106x.
REDY
O (O/D)
Host Bus Acknowledge. The ADSP-2106x deasserts REDY (low) to add wait states to an asynchronous access
of its internal memory or IOP registers by a host. This pin is an open-drain output (O/D) by default; it can be
programmed in the ADREDY bit of the SYSCON register to be active drive (A/D). REDY will only be output if
the CS and HBR inputs are asserted.
DMAR2–1
I/A
DMA Request 1 (DMA Channel 7) and DMA Request 2 (DMA Channel 8).
DMAG2–1
O/T
DMA Grant 1 (DMA Channel 7) and DMA Grant 2 (DMA Channel 8).
BR6–1
I/O/S
Multiprocessing Bus Requests. Used by multiprocessing ADSP-2106xs to arbitrate for bus master-ship. An
ADSP-2106x only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and monitors all
others. In a multiprocessor system with less than six ADSP-2106xs, the unused BRx pins should be pulled
high; the processor’s own BRx line must not be pulled high or low because it is an output.
ID2–0
O (O/D)
Multiprocessing ID. Determines which multiprocessing bus request (BR1– BR6) is used by ADSP-2106x.
ID = 001 corresponds to BR1, ID = 010 corresponds to BR2, etc. ID = 000 in single-processor systems. These
lines are a system configuration selection that should be hardwired or changed at reset only.
RPBA
I/S
Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for multiprocessor bus
arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration
selection that must be set to the same value on every ADSP-2106x. If the value of RPBA is changed during
system operation, it must be changed in the same CLKIN cycle on every ADSP-2106x.
CPA
I/O (O/D)
Core Priority Access. Asserting its CPA pin allows the core processor of an ADSP-2106x bus slave to interrupt
background DMA transfers and gain access to the external bus. CPA is an open drain output that is connected
to all ADSP-2106xs in the system. The CPA pin has an internal 5 k
: pull-up resistor. If core access priority is
not required in a system, the CPA pin should be left unconnected.
DTx
O
Data Transmit (Serial Ports 0, 1). Each DT pin has a 50 k
: internal pull-up resistor.
DRx
I
Data Receive (Serial Ports 0, 1). Each DR pin has a 50 k
: internal pull-up resistor.
TCLKx
I/O
Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50 k
: internal pull-up resistor.
RCLKx
I/O
Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50 k
: internal pull-up resistor.
Table 3. Pin Descriptions (Continued)
Pin
Type
Function
A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain,
T = Three-State (when SBTS is asserted, or when the ADSP-2106x is a bus slave)


Similar Part No. - ADSP-21062L

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-21062L AD-ADSP-21062L Datasheet
338Kb / 48P
   DSP Microcomputer Family
REV. B
ADSP-21062L AD-ADSP-21062L Datasheet
949Kb / 64P
   SHARC Processor
Rev. H
ADSP-21062LAB-160 AD-ADSP-21062LAB-160 Datasheet
817Kb / 64P
   SHARC Processor
Rev. F
ADSP-21062LAB-160 AD-ADSP-21062LAB-160 Datasheet
949Kb / 64P
   SHARC Processor
Rev. F
ADSP-21062LAB-160 AD-ADSP-21062LAB-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
More results

Similar Description - ADSP-21062L

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT76C120 ATMEL-AT76C120 Datasheet
76Kb / 5P
   High- Performance Digital Imaging and Video Processor
logo
National Semiconductor ...
NS32FX16-15 NSC-NS32FX16-15 Datasheet
902Kb / 88P
   Imaging/Signal Processor
logo
Ultralife Corporation.
BA-5372 ULTRALIFE-BA-5372 Datasheet
264Kb / 2P
   Military Communications, detectors and imaging
08 OCT 20 Rev: M
BA-5367U ULTRALIFE-BA-5367U Datasheet
307Kb / 2P
   Military Communications, detectors and imaging
08 OCT 20 Rev: L
BA-5368 ULTRALIFE-BA-5368 Datasheet
230Kb / 2P
   Military Communications, detectors and imaging
02 MAY 17 Rev: L
logo
Analog Devices
AD9826 AD-AD9826_12 Datasheet
275Kb / 20P
   Complete 16-Bit Imaging Signal Processor
REV. B
AD9826 AD-AD9826 Datasheet
159Kb / 20P
   Complete 16-Bit Imaging Signal Processor
REV. A
logo
Texas Instruments
TMS320TCI6484CMH TI1-TMS320TCI6484CMH Datasheet
2Mb / 242P
[Old version datasheet]   Communications Infrastructure Digital Signal Processor
TMS320TCI6484 TI1-TMS320TCI6484 Datasheet
2Mb / 242P
[Old version datasheet]   Communications Infrastructure Digital Signal Processor
TMS320TCI6487 TI1-TMS320TCI6487_19 Datasheet
1Mb / 220P
[Old version datasheet]   Communications Infrastructure Digital Signal Processor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com