Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

H5TC4G83AFR-G7A Datasheet(PDF) 8 Page - Hynix Semiconductor

Part # H5TC4G83AFR-G7A
Description  4Gb DDR3L SDRAM
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5TC4G83AFR-G7A Datasheet(HTML) 8 Page - Hynix Semiconductor

Back Button H5TC4G83AFR-G7A Datasheet HTML 4Page - Hynix Semiconductor H5TC4G83AFR-G7A Datasheet HTML 5Page - Hynix Semiconductor H5TC4G83AFR-G7A Datasheet HTML 6Page - Hynix Semiconductor H5TC4G83AFR-G7A Datasheet HTML 7Page - Hynix Semiconductor H5TC4G83AFR-G7A Datasheet HTML 8Page - Hynix Semiconductor H5TC4G83AFR-G7A Datasheet HTML 9Page - Hynix Semiconductor H5TC4G83AFR-G7A Datasheet HTML 10Page - Hynix Semiconductor H5TC4G83AFR-G7A Datasheet HTML 11Page - Hynix Semiconductor H5TC4G83AFR-G7A Datasheet HTML 12Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 35 page
background image
Rev. 1.0 / Apr. 2013
8
Pin Functional Description
Symbol
Type
Function
CK, CK
Input
Clock: CK and CK are differential clock inputs. All address and control input signals are
sampled on the crossing of the positive edge of CK and negative edge of CK.
CKE, (CKE0),
(CKE1)
Input
Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and
device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down
and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any
bank).
CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable
during the power on and initialization sequence, they must be maintained during all
operations (including Self-Refresh). CKE must be maintained high throughout read and
write accesses. Input buffers, excluding CK, CK, ODT and CKE, are disabled during power-
down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS, (CS0),
(CS1), (CS2),
(CS3)
Input
Chip Select: All commands are masked when CS is registered HIGH.
CS provides for external Rank selection on systems with multiple Ranks.
CS is considered part of the command code.
ODT, (ODT0),
(ODT1)
Input
On Die Termination: ODT (registered HIGH) enables termination resistance internal to the
DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS,
NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x4/x8
configurations. For x16 configuration, ODT is applied to each DQ, DQSU, DQSU, DQSL,
DQSL, DMU, and DML signal. The ODT pin will be ignored if MR1 is programmed to disable
ODT.
RAS.
CAS. WE
Input
Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM, (DMU),
(DML)
Input
Input Data Mask: DM is an input mask signal for write data. Input data is masked when
DM is sampled HIGH coincident with that input data during a Write access. DM is sampled
on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by
Mode Register A11 setting in MR1.
BA0 - BA2
Input
Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge
command is being applied. Bank address also determines if the mode register or extended
mode register is to be accessed during a MRS cycle.
A0 - A15
Input
Address Inputs: Provide the row address for Active commands and the column address for
Read/Write commands to select one location out of the memory array in the respective
bank. (A10/AP and A12/BC have additional functions, see below).
The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP
Input
Auto-precharge: A10 is sampled during Read/Write commands to determine whether
Autoprecharge should be performed to the accessed bank after the Read/Write operation.
(HIGH: Autoprecharge; LOW: no Autoprecharge).A10 is sampled during a Precharge
command to determine whether the Precharge applies to one bank (A10 LOW) or all
banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank
addresses.
A12 / BC
Input
Burst Chop: A12 / BC is sampled during Read and Write commands to determine if burst
chop (on-the-fly) will be performed.
(HIGH, no burst chop; LOW: burst chopped). See command truth table for details.


Similar Part No. - H5TC4G83AFR-G7A

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5TC4G83BFR HYNIX-H5TC4G83BFR Datasheet
440Kb / 33P
   4Gb DDR3L SDRAM
H5TC4G83BFR-G7A HYNIX-H5TC4G83BFR-G7A Datasheet
440Kb / 33P
   4Gb DDR3L SDRAM
H5TC4G83BFR-H9A HYNIX-H5TC4G83BFR-H9A Datasheet
440Kb / 33P
   4Gb DDR3L SDRAM
H5TC4G83BFR-PBA HYNIX-H5TC4G83BFR-PBA Datasheet
440Kb / 33P
   4Gb DDR3L SDRAM
H5TC4G83BFR-RDA HYNIX-H5TC4G83BFR-RDA Datasheet
440Kb / 33P
   4Gb DDR3L SDRAM
More results

Similar Description - H5TC4G83AFR-G7A

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5TC4G43BFR-XXA HYNIX-H5TC4G43BFR-XXA Datasheet
440Kb / 33P
   4Gb DDR3L SDRAM
H5TC4G43MFR HYNIX-H5TC4G43MFR Datasheet
530Kb / 34P
   4Gb DDR3L SDRAM
logo
List of Unclassifed Man...
SLU04G64A1BD1SA-CC[EW]R ETC2-SLU04G64A1BD1SA-CC[EW]R Datasheet
608Kb / 17P
   4GB DDR3L ??SDRAM UDIMM
logo
Elpida Memory
EBJ40UG8EBU0 ELPIDA-EBJ40UG8EBU0 Datasheet
228Kb / 16P
   4GB DDR3L SDRAM SO-DIMM
logo
Samsung semiconductor
K4B4G0446E SAMSUNG-K4B4G0446E Datasheet
1Mb / 72P
   4Gb E-die DDR3L SDRAM
K4B4G1646E SAMSUNG-K4B4G1646E Datasheet
1Mb / 71P
   4Gb E-die DDR3L SDRAM
logo
List of Unclassifed Man...
SLN04G72F1BB1SA-CCRT ETC2-SLN04G72F1BB1SA-CCRT Datasheet
789Kb / 17P
   4GB DDR3L ??SDRAM ECC SO-UDIMM
SLN04G72F1BA1HY-CCRT ETC2-SLN04G72F1BA1HY-CCRT Datasheet
789Kb / 17P
   4GB DDR3L . SDRAM ECC SO-UDIMM
logo
Micron Technology
MT41K256M16HA-125ITE MICRON-MT41K256M16HA-125ITE Datasheet
553Kb / 27P
   4Gb: x4, x8, x16 1.35V DDR3L SDRAM
logo
Hynix Semiconductor
HMT425S6AFR6A HYNIX-HMT425S6AFR6A Datasheet
1Mb / 56P
   DDR3L SDRAM Unbuffered SODIMMs Based on 4Gb A-die
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com