Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

P1AFS1500-PQ484I Datasheet(PDF) 81 Page - Microsemi Corporation

Part # P1AFS1500-PQ484I
Description  Fusion Family of Mixed Signal FPGAs
Download  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

P1AFS1500-PQ484I Datasheet(HTML) 81 Page - Microsemi Corporation

Back Button P1AFS1500-PQ484I Datasheet HTML 77Page - Microsemi Corporation P1AFS1500-PQ484I Datasheet HTML 78Page - Microsemi Corporation P1AFS1500-PQ484I Datasheet HTML 79Page - Microsemi Corporation P1AFS1500-PQ484I Datasheet HTML 80Page - Microsemi Corporation P1AFS1500-PQ484I Datasheet HTML 81Page - Microsemi Corporation P1AFS1500-PQ484I Datasheet HTML 82Page - Microsemi Corporation P1AFS1500-PQ484I Datasheet HTML 83Page - Microsemi Corporation P1AFS1500-PQ484I Datasheet HTML 84Page - Microsemi Corporation P1AFS1500-PQ484I Datasheet HTML 85Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 334 page
background image
Fusion Family of Mixed Signal FPGAs
Revision 4
2-65
Modes of Operation
There are two read modes and one write mode:
Read Nonpipelined (synchronous—1 clock edge): In the standard read mode, new data is driven
onto the RD bus in the same clock cycle following RA and REN valid. The read address is
registered on the read port clock active edge, and data appears at RD after the RAM access time.
Setting PIPE to OFF enables this mode.
Read Pipelined (synchronous—2 clock edges): The pipelined mode incurs an additional clock
delay from the address to the data but enables operation at a much higher frequency. The read
address is registered on the read port active clock edge, and the read data is registered and
appears at RD after the second read clock edge. Setting PIPE to ON enables this mode.
Write (synchronous—1 clock edge): On the write clock active edge, the write data is written into
the SRAM at the write address when WEN is High. The setup times of the write address, write
enables, and write data are minimal with respect to the write clock. Write and read transfers are
described with timing requirements in the "SRAM Characteristics" section on page 2-66 and the
"FIFO Characteristics" section on page 2-75.
RAM Initialization
Each SRAM block can be individually initialized on power-up by means of the JTAG port using the
UJTAG mechanism (refer to the "JTAG IEEE 1532" section on page 2-232 and the Fusion SRAM/FIFO
Blocks application note). The shift register for a target block can be selected and loaded with the proper
bit configuration to enable serial loading. The 4,608 bits of data can be loaded in a single operation.


Similar Part No. - P1AFS1500-PQ484I

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
P1AFS1500 MICROSEMI-P1AFS1500 Datasheet
17Mb / 334P
   Fusion Family of Mixed Signal FPGAs
P1AFS15002 MICROSEMI-P1AFS15002 Datasheet
1Mb / 27P
   Terrestrial FPGA and SoC Product Catalog
More results

Similar Description - P1AFS1500-PQ484I

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
AFS600-FGG484 MICROSEMI-AFS600-FGG484 Datasheet
18Mb / 334P
   Fusion Family of Mixed Signal FPGAs
AFS1500-FGG484 MICROSEMI-AFS1500-FGG484 Datasheet
18Mb / 334P
   Fusion Family of Mixed Signal FPGAs
AFS090 MICROSEMI-AFS090 Datasheet
17Mb / 334P
   Fusion Family of Mixed Signal FPGAs
logo
Actel Corporation
M7AFS600-1FGG256I ACTEL-M7AFS600-1FGG256I Datasheet
10Mb / 318P
   Actel Fusion Mixed-Signal FPGAs
U1AFS600-FGG256I ACTEL-U1AFS600-FGG256I Datasheet
8Mb / 17P
   Actel Fusion Mixed-Signal FPGA
logo
List of Unclassifed Man...
A54SX16 ETC1-A54SX16 Datasheet
415Kb / 57P
   54SX Family FPGAs
logo
Actel Corporation
A54SX08 ACTEL-A54SX08 Datasheet
503Kb / 64P
   SX Family FPGAs
EX128-PTQG100 ACTEL-EX128-PTQG100 Datasheet
433Kb / 49P
   eX Family FPGAs
logo
List of Unclassifed Man...
EX128 ETC1-EX128 Datasheet
307Kb / 36P
   eX Family FPGAs
logo
Microsemi Corporation
AX250-PQ208I MICROSEMI-AX250-PQ208I Datasheet
13Mb / 262P
   Axcelerator Family FPGAs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com