Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

P1AFS1500-FG484 Datasheet(PDF) 38 Page - Microsemi Corporation

Part No. P1AFS1500-FG484
Description  Fusion Family of Mixed Signal FPGAs
Download  334 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICROSEMI [Microsemi Corporation]
Homepage  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

P1AFS1500-FG484 Datasheet(HTML) 38 Page - Microsemi Corporation

Back Button P1AFS1500-FG484 Datasheet HTML 34Page - Microsemi Corporation P1AFS1500-FG484 Datasheet HTML 35Page - Microsemi Corporation P1AFS1500-FG484 Datasheet HTML 36Page - Microsemi Corporation P1AFS1500-FG484 Datasheet HTML 37Page - Microsemi Corporation P1AFS1500-FG484 Datasheet HTML 38Page - Microsemi Corporation P1AFS1500-FG484 Datasheet HTML 39Page - Microsemi Corporation P1AFS1500-FG484 Datasheet HTML 40Page - Microsemi Corporation P1AFS1500-FG484 Datasheet HTML 41Page - Microsemi Corporation P1AFS1500-FG484 Datasheet HTML 42Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 334 page
background image
Device Architecture
2-22
Revision 4
Figure 2-18 • Crystal Oscillator: RC Time Constant Values vs. Frequency (typical)
Table 2-10 • XTLOSC Signals Descriptions
Signal Name
Width Direction
Function
XTL_EN*
1
Enables the crystal. Active high.
XTL_MODE*
2
Settings for the crystal clock for different frequency.
Value
Modes
Frequency Range
b'00
RC network
32 KHz to 4 MHz
b'01
Low gain
32 to 200 KHz
b'10
Medium gain
0.20 to 2.0 MHz
b'11
High gain
2.0 to 20.0 MHz
SELMODE
1
IN
Selects the source of XTL_MODE and also enables the
XTL_EN. Connect from RTCXTLSEL from AB.
0
For normal operation or sleep mode, XTL_EN
depends on FPGA_EN, XTL_MODE depends on
MODE
1
For
Standby
mode,
XTL_EN
is
enabled,
XTL_MODE depends on RTC_MODE
RTC_MODE[1:0]
2
IN
Settings for the crystal clock for different frequency ranges.
XTL_MODE uses RTC_MODE when SELMODE is '1'.
MODE[1:0]
2
IN
Settings for the crystal clock for different frequency ranges.
XTL_MODE uses MODE when SELMODE is '0'. In Standby,
MODE inputs will be 0's.
FPGA_EN*
1
IN
0 when 1.5 V is not present for VCC 1 when 1.5 V is present
for VCC
XTL
1
IN
Crystal Clock source
CLKOUT
1
OUT
Crystal Clock output
Note: *Internal signal—does not exist in macro.
0.0
1.00E-0.7
1.00E-0.6
1.00E-0.5
1.00E-0.4
1.00E-0.3
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
Frequency (MHz)
RC Time Constant Values vs. Frequency


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn