Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

P1AFS1500-PQ256 Datasheet(PDF) 81 Page - Microsemi Corporation

Part No. P1AFS1500-PQ256
Description  Fusion Family of Mixed Signal FPGAs
Download  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

P1AFS1500-PQ256 Datasheet(HTML) 81 Page - Microsemi Corporation

Back Button P1AFS1500-PQ256 Datasheet HTML 77Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 78Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 79Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 80Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 81Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 82Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 83Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 84Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 85Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 334 page
background image
Fusion Family of Mixed Signal FPGAs
Revision 4
2-65
Modes of Operation
There are two read modes and one write mode:
Read Nonpipelined (synchronous—1 clock edge): In the standard read mode, new data is driven
onto the RD bus in the same clock cycle following RA and REN valid. The read address is
registered on the read port clock active edge, and data appears at RD after the RAM access time.
Setting PIPE to OFF enables this mode.
Read Pipelined (synchronous—2 clock edges): The pipelined mode incurs an additional clock
delay from the address to the data but enables operation at a much higher frequency. The read
address is registered on the read port active clock edge, and the read data is registered and
appears at RD after the second read clock edge. Setting PIPE to ON enables this mode.
Write (synchronous—1 clock edge): On the write clock active edge, the write data is written into
the SRAM at the write address when WEN is High. The setup times of the write address, write
enables, and write data are minimal with respect to the write clock. Write and read transfers are
described with timing requirements in the "SRAM Characteristics" section on page 2-66 and the
"FIFO Characteristics" section on page 2-75.
RAM Initialization
Each SRAM block can be individually initialized on power-up by means of the JTAG port using the
UJTAG mechanism (refer to the "JTAG IEEE 1532" section on page 2-232 and the Fusion SRAM/FIFO
Blocks application note). The shift register for a target block can be selected and loaded with the proper
bit configuration to enable serial loading. The 4,608 bits of data can be loaded in a single operation.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn