Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

P1AFS1500-PQ256 Datasheet(PDF) 35 Page - Microsemi Corporation

Part No. P1AFS1500-PQ256
Description  Fusion Family of Mixed Signal FPGAs
Download  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

P1AFS1500-PQ256 Datasheet(HTML) 35 Page - Microsemi Corporation

Back Button P1AFS1500-PQ256 Datasheet HTML 31Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 32Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 33Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 34Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 35Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 36Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 37Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 38Page - Microsemi Corporation P1AFS1500-PQ256 Datasheet HTML 39Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 334 page
background image
Fusion Family of Mixed Signal FPGAs
Revision 4
2-19
Clocking Resources
The Fusion family has a robust collection of clocking peripherals, as shown in the block diagram in
Figure 2-16. These on-chip resources enable the creation, manipulation, and distribution of many clock
signals. The Fusion integrated RC oscillator produces a 100 MHz clock source with no external
components. For systems requiring more precise clock signals, the Fusion family supports an on-chip
crystal oscillator circuit. The integrated PLLs in each Fusion device can use the RC oscillator, crystal
oscillator, or another on-chip clock signal as a source. These PLLs offer a variety of capabilities to modify
the clock source (multiply, divide, synchronize, advance, or delay). Utilizing the CCC found in the popular
ProASIC3 family, Fusion incorporates six CCC blocks. The CCCs allow access to Fusion global and local
clock distribution nets, as described in the "Global Resources (VersaNets)" section on page 2-12.
Figure 2-16 • Fusion Clocking Options
Clock Out to FPGA Core through CCC
GLINT
GNDOSC
On-Chip
Off-Chip
VCCOSC
Crystal Oscillator
Clock I/Os
External
Crystal
External
RC
Xtal Clock
PLL/
CCC
GLA
To Core
CLKOUT
NGMUX
GLC
From FPGA Core
100 MHz
RC Oscillator
or
XTAL1
XTAL2


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn