Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

P1AFS600-FG256 Datasheet(PDF) 31 Page - Microsemi Corporation

Part No. P1AFS600-FG256
Description  Fusion Family of Mixed Signal FPGAs
Download  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

P1AFS600-FG256 Datasheet(HTML) 31 Page - Microsemi Corporation

Back Button P1AFS600-FG256 Datasheet HTML 27Page - Microsemi Corporation P1AFS600-FG256 Datasheet HTML 28Page - Microsemi Corporation P1AFS600-FG256 Datasheet HTML 29Page - Microsemi Corporation P1AFS600-FG256 Datasheet HTML 30Page - Microsemi Corporation P1AFS600-FG256 Datasheet HTML 31Page - Microsemi Corporation P1AFS600-FG256 Datasheet HTML 32Page - Microsemi Corporation P1AFS600-FG256 Datasheet HTML 33Page - Microsemi Corporation P1AFS600-FG256 Datasheet HTML 34Page - Microsemi Corporation P1AFS600-FG256 Datasheet HTML 35Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 334 page
background image
Fusion Family of Mixed Signal FPGAs
Revision 4
2-15
Clock Aggregation
Clock aggregation allows for multi-spine clock domains. A MUX tree provides the necessary flexibility to
allow long lines or I/Os to access domains of one, two, or four global spines. Signal access to the clock
aggregation system is achieved through long-line resources in the central rib, and also through local
resources in the north and south ribs, allowing I/Os to feed directly into the clock system. As Figure 2-14
indicates, this access system is contiguous.
There is no break in the middle of the chip for north and south I/O VersaNet access. This is different from
the quadrant clocks, located in these ribs, which only reach the middle of the rib. Refer to the Using
Global Resources in Actel Fusion Devices application note.
Figure 2-14 • Clock Aggregation Tree Architecture
Global Spine
Global Rib
Global Driver and MUX
I/O Access
Internal Signal Access
I/O Tiles
Global Signal Access
Tree Node MUX


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn