Electronic Components Datasheet Search |
|
RS7110-15NEP Datasheet(PDF) 2 Page - Orister Corporation |
|
RS7110-15NEP Datasheet(HTML) 2 Page - Orister Corporation |
2 / 10 page Page No. : 2/10 DS‐RS7103‐02 September, 2009 www.Orister.com This integrated circuit can be damaged by ESD. Orister Corporation recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. Pin Assignment SOT‐25 PACKAGE PIN SYMBOL DESCRIPTION 1 VIN Regulator Input Pin 2 GND Ground Pin 3 EN Chip Enable Pin 4 NC No Connection SOT‐25 5 VOUT Regulator Output Pin Ordering Information DEVICE DEVICE CODE RS7103‐XX YY Z XX is nominal output voltage (for example, 15 = 1.5V, 33 = 3.3V, 285 = 2.85V). YY is package designator : NE: SOT‐25 Z is Lead Free designator : P: Commercial Standard, Lead (Pb) Free and Phosphorous (P) Free Package G: Green (Halogen Free with Commercial Standard) Block Diagram |
Similar Part No. - RS7110-15NEP |
|
Similar Description - RS7110-15NEP |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |