Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

R1Q2A7218AB Datasheet(PDF) 6 Page - Renesas Technology Corp

Part # R1Q2A7218AB
Description  72-Mbit QDR SRAM 2-word Burst
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R1Q2A7218AB Datasheet(HTML) 6 Page - Renesas Technology Corp

Back Button R1Q2A7218AB Datasheet HTML 2Page - Renesas Technology Corp R1Q2A7218AB Datasheet HTML 3Page - Renesas Technology Corp R1Q2A7218AB Datasheet HTML 4Page - Renesas Technology Corp R1Q2A7218AB Datasheet HTML 5Page - Renesas Technology Corp R1Q2A7218AB Datasheet HTML 6Page - Renesas Technology Corp R1Q2A7218AB Datasheet HTML 7Page - Renesas Technology Corp R1Q2A7218AB Datasheet HTML 8Page - Renesas Technology Corp R1Q2A7218AB Datasheet HTML 9Page - Renesas Technology Corp R1Q2A7218AB Datasheet HTML 10Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 36 page
background image
Rev. 0.11 : 2013.01.15
R1Q2A7236ABB / R1Q2A7218ABB / R1Q2A7209ABB Series
PAGE:6
Pin Descriptions
Name I/O type
Descriptions
Notes
SA
Input
Synchronous address inputs: These inputs are registered and must meet
the setup and hold times around the rising edge of K. All transactions
operate on a burst-of-four words (two clock periods of bus activity).
These inputs are ignored when device is deselected.
/R
Input
Synchronous read: When low, this input causes the address inputs to be
registered and a READ cycle to be initiated. This input must meet setup
and hold times around the rising edge of K, and is ignored on the
subsequent rising edge of K.
/W
Input
Synchronous write: When low, this input causes the address inputs to be
registered and a WRITE cycle to be initiated. This input must meet setup
and hold times around the rising edge of K, and is ignored on the
subsequent rising edge of K.
/BW
x
Input
Synchronous byte writes: When low, these inputs cause their respective
byte to be registered and written during WRITE cycles. These signals
are sampled on the same edge as the corresponding data and must meet
setup and hold times around the rising edges of K and /K for each of the
two rising edges comprising the WRITE cycle. See Byte Write Truth
Table for signal to data relationship.
K, /K
Input
Input clock: This input clock pair registers address and control inputs on
the rising edge of K, and registers data on the rising edge of K and the
rising edge of /K. /K is ideally 180 degrees out of phase with K. All
synchronous inputs must meet setup and hold times around the clock
rising edges. These balls cannot remain V
REF level.
C, /C
(II only)
Input
Output clock: This clock pair provides a user-controlled means of tuning
device output data. The rising edge of /C is used as the output timing
reference for the first and third output data. The rising edge of C is used
as the output timing reference for second and fourth output data. Ideally,
/C is 180 degrees out of phase with C. C and /C may be tied high to
force the use of K and /K as the output reference clocks instead of having
to provide C and /C clocks. If tied high, C and /C must remain high and
not to be toggled during device operation. These balls cannot remain
V
REF level.
1
/DOFF
Input
DLL/PLL disable: When low, this input causes the DLL/PLL to be
bypassed for stable, low frequency operation.
TMS
TDI
Input
IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left not
connected if the JTAG function is not used in the circuit.
TCK
Input
IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to V
SS if
the JTAG function is not used in the circuit.
Notes:
1. R1Q2, R1Q3, R1Q4, R1Q5, R1Q6 series have C and /C pins. R1QA, R1QB, R1QC, R1QD,
R1QE, R1QF, R1QG, R1QH, R1QJ, R1QK, R1QL, R1QM, R1QN, R1QP series do not have C,
/C pins. In the series, K and /K are used as the output reference clocks instead of C and /C.
Therefore, hereafter, C and /C represent K and /K in this document.
hinS=11000.1100.1100.1100.1100
---11000.1100.1100.1100.1100---
11000.1100.1100.1100.1100---
QDR
R10DS0164EJ0011


Similar Part No. - R1Q2A7218AB

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
R1Q2A7218AB RENESAS-R1Q2A7218AB Datasheet
828Kb / 36P
   72-Mbit QDR II SRAM 4-word Burst
R1Q2A7218AB RENESAS-R1Q2A7218AB Datasheet
844Kb / 36P
   72-Mbit DDRII SRAM 2-word Burst
R1Q2A7218AB RENESAS-R1Q2A7218AB Datasheet
841Kb / 36P
   72-Mbit DDRII SRAM 2-word Burst
R1Q2A7218AB RENESAS-R1Q2A7218AB Datasheet
881Kb / 39P
   72-Mbit QDR II SRAM 4-word Burst
R1Q2A7218AB RENESAS-R1Q2A7218AB Datasheet
895Kb / 39P
   72-Mbit DDRII SRAM 2-word Burst
More results

Similar Description - R1Q2A7218AB

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
R1Q2A7236ABB RENESAS-R1Q2A7236ABB_15 Datasheet
823Kb / 36P
   72-Mbit QDR?줚I SRAM 2-word Burst
R1Q2A7236ABG RENESAS-R1Q2A7236ABG_15 Datasheet
825Kb / 36P
   72-Mbit QDR?줚I SRAM 2-word Burst
logo
Cypress Semiconductor
CY7C1510KV18 CYPRESS-CY7C1510KV18_09 Datasheet
836Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510JV18 CYPRESS-CY7C1510JV18_09 Datasheet
654Kb / 26P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1512KV18 CYPRESS-CY7C1512KV18 Datasheet
814Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18_07 Datasheet
646Kb / 28P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18_06 Datasheet
494Kb / 27P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18_09 Datasheet
711Kb / 28P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
logo
Renesas Technology Corp
R1Q2A7236ABG RENESAS-R1Q2A7236ABG Datasheet
824Kb / 36P
   72-Mbit QDR™II SRAM 2-word Burst
2013.01.15
logo
Cypress Semiconductor
CY7C1510V18 CYPRESS-CY7C1510V18 Datasheet
369Kb / 24P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com