R10DS0090EJ0400 Rev.4.00

Page 1 of 38

Nov 09, 2012

Datasheet

4-WORD BURST OPERATION

Description

The

synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-

transistor memory cell.

The

peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are

latched on the positive edge of K and K#. These products are suitable for application which require

synchronous operation, high speed, low voltage, high density and wide bit configuration.

These products are packaged in 165-pin PLASTIC BGA.

Features

• 1.8 ± 0.1 V power supply

• 165-pin PLASTIC BGA (13 x 15)

• HSTL interface

• PLL circuitry for wide output data valid window and future frequency scaling

• Separate independent read and write data ports with concurrent transactions

• 100% bus utilization DDR READ and WRITE operation

• Four-tick burst for reduced address frequency

• Two input clocks (K and K#) for precise DDR timing at clock rising edges only

• Two output clocks (C and C#) for precise flight time

and clock skew matching-clock and data delivered together to receiving device

• Internally self-timed write control

• Clock-stop capability. Normal operation is restored in 20

• User programmable impedance output (35 to 70 Ω)

• Fast clock cycle time : 3.3 ns (300 MHz) , 4.0 ns (250 MHz)

• Simple control logic for easy depth expansion

• JTAG 1149.1 compatible test access port

R10DS0090EJ0400

Rev.4.00

Nov 09 2012