Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

Preview PDF HTML

PD46184362BF1-E33-EQ1-A Datasheet(PDF) 10 Page - Renesas Technology Corp

Part # PD46184362BF1-E33-EQ1-A
Description  18M-BIT DDR II SRAM 2-WORD BURST OPERATION
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

PD46184362BF1-E33-EQ1-A Datasheet(HTML) 10 Page - Renesas Technology Corp

Back Button PD46184362BF1-E33-EQ1-A Datasheet HTML 6Page - Renesas Technology Corp PD46184362BF1-E33-EQ1-A Datasheet HTML 7Page - Renesas Technology Corp PD46184362BF1-E33-EQ1-A Datasheet HTML 8Page - Renesas Technology Corp PD46184362BF1-E33-EQ1-A Datasheet HTML 9Page - Renesas Technology Corp PD46184362BF1-E33-EQ1-A Datasheet HTML 10Page - Renesas Technology Corp PD46184362BF1-E33-EQ1-A Datasheet HTML 11Page - Renesas Technology Corp PD46184362BF1-E33-EQ1-A Datasheet HTML 12Page - Renesas Technology Corp PD46184362BF1-E33-EQ1-A Datasheet HTML 13Page - Renesas Technology Corp PD46184362BF1-E33-EQ1-A Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 34 page
background image
μPD46184182B, μPD46184362B
R10DS0114EJ0200 Rev.2.00
Page 10 of 34
Nov 09, 2012
Byte Write Operation
[
μPD46184182B]
Operation
K
K#
BW0#
BW1#
Write DQ0 to DQ17
L
→ H
−
0
0
−
L
→ H
0
0
Write DQ0 to DQ8
L
→ H
−
0
1
−
L
→ H
0
1
Write DQ9 to DQ17
L
→ H
−
1
0
−
L
→ H
1
0
Write nothing
L
→ H
−
1
1
−
L
→ H
1
1
Remarks 1. H : HIGH, L : LOW,
→ : rising edge.
2. Assumes a WRITE cycle was initiated. BW0# and BW1# can be altered for any portion of the BURST
WRITE operation provided that the setup and hold requirements are satisfied.
[
μPD46184362B]
Operation
K
K#
BW0#
BW1#
BW2#
BW3#
Write DQ0 to DQ35
L
→ H
−
0
0
0
0
−
L
→ H
0
0
0
0
Write DQ0 to DQ8
L
→ H
−
0
1
1
1
−
L
→ H
0
1
1
1
Write DQ9 to DQ17
L
→ H
−
1
0
1
1
−
L
→ H
1
0
1
1
Write DQ18 to DQ26
L
→ H
−
1
1
0
1
−
L
→ H
1
1
0
1
Write DQ27 to DQ35
L
→ H
−
1
1
1
0
−
L
→ H
1
1
1
0
Write nothing
L
→ H
−
1
1
1
1
−
L
→ H
1
1
1
1
Remarks 1. H : HIGH, L : LOW,
→ : rising edge.
2. Assumes a WRITE cycle was initiated. BW0# to BW3# can be altered for any portion of the BURST
WRITE operation provided that the setup and hold requirements are satisfied.


Similar Part No. - PD46184362BF1-E33-EQ1-A

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp		 PD46184095B RENESAS-PD46184095B Datasheet
601Kb / 34P		    18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
PD46184095BF1-E33-EQ1 RENESAS-PD46184095BF1-E33-EQ1 Datasheet
601Kb / 34P		    18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
PD46184095BF1-E33-EQ1-A RENESAS-PD46184095BF1-E33-EQ1-A Datasheet
601Kb / 34P		    18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
PD46184095BF1-E33Y-EQ1 RENESAS-PD46184095BF1-E33Y-EQ1 Datasheet
601Kb / 34P		    18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
PD46184095BF1-E33Y-EQ1-A RENESAS-PD46184095BF1-E33Y-EQ1-A Datasheet
601Kb / 34P		    18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
More results

Similar Description - PD46184362BF1-E33-EQ1-A

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp		 PD44164182B RENESAS-PD44164182B_15 Datasheet
528Kb / 35P		    18M-BIT DDR II SRAM 2-WORD BURST OPERATION
PD46184182B RENESAS-PD46184182B_15 Datasheet
611Kb / 34P		    18M-BIT DDR II SRAM 2-WORD BURST OPERATION
UPD46184182B RENESAS-UPD46184182B Datasheet
611Kb / 34P		    18M-BIT DDR II SRAM 2-WORD BURST OPERATION
Nov 09, 2012
UPD44164182B RENESAS-UPD44164182B Datasheet
517Kb / 35P		    18M-BIT DDR II SRAM 2-WORD BURST OPERATION
October 6, 2011
UPD44164184B RENESAS-UPD44164184B Datasheet
499Kb / 33P		    18M-BIT DDR II SRAM 4-WORD BURST OPERATION
October 6, 2011
UPD46184184B RENESAS-UPD46184184B Datasheet
569Kb / 32P		    18M-BIT DDR II SRAM 4-WORD BURST OPERATION
Nov 09, 2012
PD46184184B RENESAS-PD46184184B Datasheet
569Kb / 32P		    18M-BIT DDR II SRAM 4-WORD BURST OPERATION
PD46184184B RENESAS-PD46184184B_15 Datasheet
569Kb / 32P		    18M-BIT DDR II SRAM 4-WORD BURST OPERATION
PD44164184B RENESAS-PD44164184B_15 Datasheet
511Kb / 33P		    18M-BIT DDR II SRAM 4-WORD BURST OPERATION
UPD46185092B RENESAS-UPD46185092B Datasheet
643Kb / 36P		    18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
Nov 09, 2012
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com