Electronic Components Datasheet Search |
|
CAT28C16AWA-12T Datasheet(PDF) 5 Page - ON Semiconductor |
|
CAT28C16AWA-12T Datasheet(HTML) 5 Page - ON Semiconductor |
5 / 10 page CAT28C16A http://onsemi.com 5 DEVICE OPERATION Read Data stored in the CAT28C16A is transferred to the data bus when WE is held high, and both OE and CE are held low. The data bus is set to a high impedance state when either CE or OE goes high. This 2−line control architecture can be used to eliminate bus contention in a system environment. Figure 4. Read Cycle ADDRESS DATA OUT DATA VALID DATA VALID HIGH−Z tOHZ tHZ tAA tOH tOE tOLZ tCE tLZ tRC VIH CE OE WE Figure 5. Byte Write Cycle [WE Controlled] ADDRESS DATA OUT DATA IN DATA VALID HIGH−Z WE OE CE tAH tAS tCS tCH tWP tOES tOEH tDL tDS tDH tWC Byte Write A write cycle is executed when both CE and WE are low, and OE is high. Write cycles can be initiated using either WE or CE, with the address input being latched on the falling edge of WE or CE, whichever occurs last. Data, conversely, is latched on the rising edge of WE or CE, whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 10 ms. |
Similar Part No. - CAT28C16AWA-12T |
|
Similar Description - CAT28C16AWA-12T |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |