Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

A42MX09-2TQ100B Datasheet(PDF) 66 Page - Microsemi Corporation

Part # A42MX09-2TQ100B
Description  40MX and 42MX FPGA Families
Download  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

A42MX09-2TQ100B Datasheet(HTML) 66 Page - Microsemi Corporation

Back Button A42MX09-2TQ100B Datasheet HTML 62Page - Microsemi Corporation A42MX09-2TQ100B Datasheet HTML 63Page - Microsemi Corporation A42MX09-2TQ100B Datasheet HTML 64Page - Microsemi Corporation A42MX09-2TQ100B Datasheet HTML 65Page - Microsemi Corporation A42MX09-2TQ100B Datasheet HTML 66Page - Microsemi Corporation A42MX09-2TQ100B Datasheet HTML 67Page - Microsemi Corporation A42MX09-2TQ100B Datasheet HTML 68Page - Microsemi Corporation A42MX09-2TQ100B Datasheet HTML 69Page - Microsemi Corporation A42MX09-2TQ100B Datasheet HTML 70Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 142 page
background image
40MX and 42MX FPGA Families
1- 62
R e v i sio n 1 1
TTL Output Module Timing5
tDLH
Data-to-Pad HIGH
2.5
2.8
3.2
3.7
5.2
ns
tDHL
Data-to-Pad LOW
3.0
3.3
3.7
4.4
6.1
ns
tENZH
Enable Pad Z to HIGH
2.7
3.0
3.4
4.0
5.6
ns
tENZL
Enable Pad Z to LOW
3.0
3.3
3.8
4.4
6.2
ns
tENHZ
Enable Pad HIGH to Z
5.4
6.0
6.8
8.0
11.2
ns
tENLZ
Enable Pad LOW to Z
5.0
5.6
6.3
7.4
10.4
ns
tGLH
G-to-Pad HIGH
2.9
3.2
3.6
4.3
6.0
ns
tGHL
G-to-Pad LOW
2.9
3.2
3.6
4.3
6.0
ns
tLCO
I/O Latch Clock-to-Out
(Pad-to-Pad), 64 Clock Loading
5.7
6.3
7.1
8.4
11.9
ns
tACO
Array Clock-to-Out
(Pad-to-Pad), 64 Clock Loading
8.0
8.9
10.1
11.9
16.7
ns
dTLH
Capacitive Loading, LOW to HIGH
0.03
0.03
0.03
0.04
0.06 ns/pF
dTHL
Capacitive Loading, HIGH to LOW
0.04
0.04
0.04
0.05
0.07 ns/pF
Table 1-34 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)
(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)
–3 Speed
–2 Speed
–1 Speed
Std Speed
–F Speed
Units
Parameter / Description
Min. Max. Min. Max.
Min. Max. Min. Max. Min. Max.
Notes:
1. For dual-module macros, use tPD1 + tRD1 + tPDn, tCO + tRD1 + tPDn, or tPD1 + tRD1 + tSUD, point and position whichever is
appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules
can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External
setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external
PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.


Similar Part No. - A42MX09-2TQ100B

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
A42MX09-2TQ100B ETC1-A42MX09-2TQ100B Datasheet
854Kb / 123P
   40MX and 42MX FPGA Families
logo
Microsemi Corporation
A42MX09-2TQ100B MICROSEMI-A42MX09-2TQ100B Datasheet
2Mb / 173P
   40MX and 42MX FPGA
More results

Similar Description - A42MX09-2TQ100B

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
A40MX02 ETC1-A40MX02 Datasheet
854Kb / 123P
   40MX and 42MX FPGA Families
logo
Microsemi Corporation
A40MX04-PL84 MICROSEMI-A40MX04-PL84 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
logo
Omron Electronics LLC
A42MX09-PLG84M OMRON-A42MX09-PLG84M Datasheet
7Mb / 143P
   40MX and 42MX FPGA Families
logo
Microsemi Corporation
A42MX24-PQ208I MICROSEMI-A42MX24-PQ208I Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
A40MX04-PLG68 MICROSEMI-A40MX04-PLG68 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
A42MX09-TQ176 MICROSEMI-A42MX09-TQ176 Datasheet
7Mb / 143P
   40MX and 42MX FPGA Families
A42MX09-FPL84 MICROSEMI-A42MX09-FPL84 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
A42MX24-2PQ160 MICROSEMI-A42MX24-2PQ160 Datasheet
7Mb / 143P
   40MX and 42MX FPGA Families
A40MX04-PL44I MICROSEMI-A40MX04-PL44I Datasheet
7Mb / 143P
   40MX and 42MX FPGA Families
A40MX02-PL44 MICROSEMI-A40MX02-PL44 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com