 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HFBR-772BHWZ Datasheet(PDF) 7 Page - AVAGO TECHNOLOGIES LIMITED |
|
||||||||||||||||||||||||||||||
HFBR-772BHWZ Datasheet(HTML) 7 Page - AVAGO TECHNOLOGIES LIMITED |
|
|
7 / 25 page  7 Receiver Electrical Characteristics (TC = 0 °C to +80 °C,VCC = 3.3V ± 5%,TypicalTC= +40 °C,VCC = 3.3V) Parameter Symbol Min. Typ. Max. Unit Reference (Conditions) Supply Current ICCR 400 445 mA 1, Fig. 5 Power Dissipation PDISR 1.3 1.55 W Differential Output Impedance ZOUT 80 100 120 W 2, Fig. 8, 10 Data Output Differential Peak-to-Peak Voltage Swing DVDOUTP-P 450 600 750 mVP-P 3, Figs. 7, 8 Inter-channel Skew 100 150 ps 4 Differential Data Output Rise/Fall Time tr/tf 110 150 ps 5 Signal Detect Assert Time (OFF-to-ON) De-assert Time (ON-to-OFF) tSDA tSDD 170 190 µs µs 6 7 Control I/O Output Voltage LowLVTTL & LVCMOS Output Voltage HighCompatible VOL VOH VEE 2.5 3.1 0.4 VCC V V (IOL = 4.0 mA) (IOH = -0.5 mA) Notes: 1. ICCR is the dc supply current, dependent upon the number of active channels, where the Data Outputs are ac coupled with capacitors be- tween the outputs and any resistive terminations. See Figure 7 for recommended termination. 2. Measured over the range 4 MHz to 2 GHz. 3. DVDOUTP-P = DVDOUTH – DVDOUTL, where DVDOUTH = High State Differential Data Output Voltage and DVDOUTL = Low State Differential Data Output Voltage. DVDOUTH and DVDOUTL = VDOUT+ – VDOUT–, measured with a 100 W differential load connected with the recommended cou- pling capacitors and with a 2500 MBd, 8B10B serial encoded data pattern. 4. Inter-channel Skew is defined for the condition of equal amplitude, zero ps skew input signals. Input power at –10 dBm. 5. Rise and Fall Times are measured between the 20% and 80% levels using a 500 MHz square wave signal. 6. The Signal Detect output will change from logic “0” (Low) to “1” (High) within the specified assert time for a step transition in optical input power from the de-asserted condition to the specified asserted optical power level on all 12 channels. 7. The Signal Detect output will change from logic “1” (High) to “0” (Low) within the specified de-assert time for a step transition in optical input power from the specified asserted optical power level to the de-asserted condition on any 1 channel. |
|
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
