Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5173BRM2.5 Datasheet(PDF) 8 Page - Analog Devices

Part No. AD5173BRM2.5
Description  256-Position, One-Time Programmable, Dual-Channel, I2C Digital Potentiometers
Download  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD5173BRM2.5 Datasheet(HTML) 8 Page - Analog Devices

Back Button AD5173BRM2.5 Datasheet HTML 4Page - Analog Devices AD5173BRM2.5 Datasheet HTML 5Page - Analog Devices AD5173BRM2.5 Datasheet HTML 6Page - Analog Devices AD5173BRM2.5 Datasheet HTML 7Page - Analog Devices AD5173BRM2.5 Datasheet HTML 8Page - Analog Devices AD5173BRM2.5 Datasheet HTML 9Page - Analog Devices AD5173BRM2.5 Datasheet HTML 10Page - Analog Devices AD5173BRM2.5 Datasheet HTML 11Page - Analog Devices AD5173BRM2.5 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
AD5172/AD5173
Rev. H | Page 8 of 24
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
B1 1
A1 2
W2 3
GND 4
VDD 5
W1
10
B2
9
A2
8
SDA
7
SCL
6
AD5172
TOP VIEW
(Not to Scale)
Figure 4. AD5172 Pin Configuration
Table 5. AD5172 Pin Function Descriptions
Pin
No.
Mnemonic
Description
1
B1
B1 Terminal. GND ≤ VB1 ≤ VDD.
2
A1
A1 Terminal. GND ≤ VA1 ≤ VDD.
3
W2
W2 Terminal. GND ≤ VW2 ≤ VDD.
4
GND
Digital Ground.
5
VDD
Positive Power Supply. Specified for
operation from 2.7 V to 5.5 V. For OTP
programming, VDD needs to be a minimum
of 5.6 V but no more than 5.8 V and to be
capable of driving 100 mA.
6
SCL
Serial Clock Input. Positive-edge triggered.
Requires a pull-up resistor. If this pin is driven
directly from a logic controller without a
pull-up resistor, ensure that the VIH minimum
is 0.7 V × VDD.
7
SDA
Serial Data Input/Output. Requires a pull-up
resistor. If this pin is driven directly from a
logic controller without a pull-up resistor,
ensure that the VIH minimum is 0.7 V × VDD.
8
A2
A2 Terminal. GND ≤ VA2 ≤ VDD.
9
B2
B2 Terminal. GND ≤ VB2 ≤ VDD.
10
W1
W1 Terminal. GND ≤ VW1 ≤ VDD.
B1 1
AD0 2
W2 3
GND 4
VDD 5
W1
10
B2
9
AD1
8
SDA
7
SCL
6
AD5173
TOP VIEW
(Not to Scale)
Figure 5. AD5173 Pin Configuration
Table 6. AD5173 Pin Function Descriptions
Pin
No.
Mnemonic
Description
1
B1
B1 Terminal. GND ≤ VB1 ≤ VDD.
2
AD0
Programmable Address Bit 0 for Multiple
Package Decoding.
3
W2
W2 Terminal. GND ≤ VW2 ≤ VDD.
4
GND
Digital Ground.
5
VDD
Positive Power Supply. Specified for
operation from 2.7 V to 5.5 V. For OTP
programming, VDD needs to be a minimum
of 5.6 V but no more than 5.8 V and to be
capable of driving 100 mA.
6
SCL
Serial Clock Input. Positive-edge triggered.
Requires a pull-up resistor. If this pin is driven
directly from a logic controller without a
pull-up resistor, ensure that the VIH minimum
is 0.7 V × VDD.
7
SDA
Serial Data Input/Output. Requires a pull-up
resistor. If this pin is driven directly from a
logic controller without a pull-up resistor,
ensure that the VIH minimum is 0.7 V × VDD.
8
AD1
Programmable Address Bit 1 for Multiple
Package Decoding.
9
B2
B2 Terminal. GND ≤ VB2 ≤ VDD.
10
W1
W1 Terminal. GND ≤ VW1 ≤ VDD.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn