Electronic Components Datasheet Search |
|
ADS1192IRSMR Datasheet(PDF) 33 Page - Texas Instruments |
|
|
ADS1192IRSMR Datasheet(HTML) 33 Page - Texas Instruments |
33 / 67 page START DRDY CS SCLK DIN DOUT Hi-Z RDATACOpcode StatusRegister+2-ChannelData NextData t UPDATE (1) ADS1191 ADS1192 www.ti.com SBAS566A – DECEMBER 2011 – REVISED SEPTEMBER 2012 START: Start Conversions This opcode starts data conversions. Tie the START pin low to control conversions by command. If conversions are in progress this command has no effect. The STOP opcode command is used to stop conversions. If the START command is immediately followed by a STOP command then have a gap of 4 tCLK cycles between them. When the START opcode is sent to the device, keep the START pin low until the STOP command is issued. (See the START subsection of the SPI Interface section for more details.) There are no restrictions on the SCLK rate for this command and it can be issued any time. STOP: Stop Conversions This opcode stops conversions. Tie the START pin low to control conversions by command. When the STOP command is sent, the conversion in progress completes and further conversions are stopped. If conversions are already stopped, this command has no effect. There are no restrictions on the SCLK rate for this command and it can be issued any time. OFFSETCAL: Channel Offset Calibration This command is used to cancel the channel offset. The CALIB_ON bit in the MISC2 register must be set to '1' before issuing this command. OFFSETCAL must be executed every time there is a change in the PGA gain settings. RDATAC: Read Data Continuous This opcode enables the output of conversion data on each DRDY without the need to issue subsequent read data opcodes. This mode places the conversion data in the output register and may be shifted out directly. The read data continuous mode is the default mode of the device and the device defaults in this mode on power-up. RDATAC mode is cancelled by the Stop Read Data Continuous command. If the device is in RDATAC mode, an SDATAC command must be issued before any other commands can be sent to the device. There is no restriction on the SCLK rate for this command. However, the subsequent data retrieval SCLKs or the SDATAC opcode command should wait at least 4 tCLK cycles. The timing for RDATAC is shown in Figure 38. As Figure 38 shows, there is a keep out zone of 4 tCLK cycles around the DRDY pulse where this command cannot be issued in. If no data are retrieved from the device, DOUT and DRDY behave similarly in this mode. To retrieve data from the device after the RDATAC command is issued, make sure either the START pin is high or the START command is issued. Figure 38 shows the recommended way to use the RDATAC command. RDATAC is ideally suited for applications such as data loggers or recorders where registers are set once and do not need to be re- configured. (1) tUPDATE = 4 * tCLK. Do not read data during this time. Figure 38. RDATAC Usage Copyright © 2011–2012, Texas Instruments Incorporated Submit Documentation Feedback 33 Product Folder Links: ADS1191 ADS1192 |
Similar Part No. - ADS1192IRSMR |
|
Similar Description - ADS1192IRSMR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |